mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-17 01:54:22 +00:00
507ce7ed6f
Dynamically map the remaining regions part of the BL2 stages using dynamic regions. Change-Id: Ia81666920b941218ddaa7d3244dfa5212525c75d Signed-off-by: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>
125 lines
2.7 KiB
C
125 lines
2.7 KiB
C
/*
|
|
* Copyright 2024 NXP
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#include <errno.h>
|
|
#include <common/debug.h>
|
|
#include <common/desc_image_load.h>
|
|
#include <lib/mmio.h>
|
|
#include <lib/xlat_tables/xlat_tables_v2.h>
|
|
#include <plat/common/platform.h>
|
|
#include <plat_console.h>
|
|
#include <s32cc-clk-drv.h>
|
|
#include <plat_io_storage.h>
|
|
#include <s32cc-ncore.h>
|
|
|
|
#define SIUL20_BASE UL(0x4009C000)
|
|
#define SIUL2_PC09_MSCR UL(0x4009C2E4)
|
|
#define SIUL2_PC10_MSCR UL(0x4009C2E8)
|
|
#define SIUL2_PC10_LIN0_IMCR UL(0x4009CA40)
|
|
|
|
#define LIN0_TX_MSCR_CFG U(0x00214001)
|
|
#define LIN0_RX_MSCR_CFG U(0x00094000)
|
|
#define LIN0_RX_IMCR_CFG U(0x00000002)
|
|
|
|
struct bl_load_info *plat_get_bl_image_load_info(void)
|
|
{
|
|
return get_bl_load_info_from_mem_params_desc();
|
|
}
|
|
|
|
struct bl_params *plat_get_next_bl_params(void)
|
|
{
|
|
return get_next_bl_params_from_mem_params_desc();
|
|
}
|
|
|
|
void plat_flush_next_bl_params(void)
|
|
{
|
|
flush_bl_params_desc();
|
|
}
|
|
|
|
void bl2_platform_setup(void)
|
|
{
|
|
int ret;
|
|
|
|
ret = mmap_add_dynamic_region(S32G_FIP_BASE, S32G_FIP_BASE,
|
|
S32G_FIP_SIZE,
|
|
MT_MEMORY | MT_RW | MT_SECURE);
|
|
if (ret != 0) {
|
|
panic();
|
|
}
|
|
}
|
|
|
|
static int s32g_mmap_siul2(void)
|
|
{
|
|
return mmap_add_dynamic_region(SIUL20_BASE, SIUL20_BASE, PAGE_SIZE,
|
|
MT_DEVICE | MT_RW | MT_SECURE);
|
|
}
|
|
|
|
static void linflex_config_pinctrl(void)
|
|
{
|
|
/* set PC09 - MSCR[41] - for UART0 TXD */
|
|
mmio_write_32(SIUL2_PC09_MSCR, LIN0_TX_MSCR_CFG);
|
|
/* set PC10 - MSCR[42] - for UART0 RXD */
|
|
mmio_write_32(SIUL2_PC10_MSCR, LIN0_RX_MSCR_CFG);
|
|
/* set PC10 - MSCR[512]/IMCR[0] - for UART0 RXD */
|
|
mmio_write_32(SIUL2_PC10_LIN0_IMCR, LIN0_RX_IMCR_CFG);
|
|
}
|
|
|
|
void bl2_el3_early_platform_setup(u_register_t arg0, u_register_t arg1,
|
|
u_register_t arg2, u_register_t arg3)
|
|
{
|
|
int ret;
|
|
|
|
/* Restore (clear) the CAIUTC[IsolEn] bit for the primary cluster, which
|
|
* we have manually set during early BL2 boot.
|
|
*/
|
|
ncore_disable_caiu_isolation(A53_CLUSTER0_CAIU);
|
|
|
|
ncore_init();
|
|
ncore_caiu_online(A53_CLUSTER0_CAIU);
|
|
|
|
ret = s32cc_init_early_clks();
|
|
if (ret != 0) {
|
|
panic();
|
|
}
|
|
|
|
ret = s32g_mmap_siul2();
|
|
if (ret != 0) {
|
|
panic();
|
|
}
|
|
|
|
linflex_config_pinctrl();
|
|
console_s32g2_register();
|
|
|
|
plat_s32g2_io_setup();
|
|
}
|
|
|
|
void bl2_el3_plat_arch_setup(void)
|
|
{
|
|
}
|
|
|
|
int bl2_plat_handle_pre_image_load(unsigned int image_id)
|
|
{
|
|
const struct bl_mem_params_node *desc = get_bl_mem_params_node(image_id);
|
|
const struct image_info *img_info;
|
|
size_t size;
|
|
|
|
if (desc == NULL) {
|
|
return -EINVAL;
|
|
}
|
|
|
|
img_info = &desc->image_info;
|
|
|
|
if ((img_info == NULL) || (img_info->image_max_size == 0U)) {
|
|
return -EINVAL;
|
|
}
|
|
|
|
size = page_align(img_info->image_max_size, UP);
|
|
|
|
return mmap_add_dynamic_region(img_info->image_base,
|
|
img_info->image_base,
|
|
size,
|
|
MT_MEMORY | MT_RW | MT_SECURE);
|
|
}
|