mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-09 06:13:54 +00:00
4c700c1563
Align entire TF-A to use Arm in copyright header. Change-Id: Ief9992169efdab61d0da6bd8c5180de7a4bc2244 Signed-off-by: Govindraj Raja <govindraj.raja@arm.com>
58 lines
2.2 KiB
C
58 lines
2.2 KiB
C
/*
|
|
* Copyright (c) 2019-2023, Arm Limited. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#ifndef CORTEX_A78_H
|
|
#define CORTEX_A78_H
|
|
|
|
#include <lib/utils_def.h>
|
|
|
|
#define CORTEX_A78_MIDR U(0x410FD410)
|
|
|
|
/* Cortex-A78 loop count for CVE-2022-23960 mitigation */
|
|
#define CORTEX_A78_BHB_LOOP_COUNT U(32)
|
|
|
|
/*******************************************************************************
|
|
* CPU Extended Control register specific definitions.
|
|
******************************************************************************/
|
|
#define CORTEX_A78_CPUECTLR_EL1 S3_0_C15_C1_4
|
|
#define CORTEX_A78_CPUECTLR_EL1_BIT_8 (ULL(1) << 8)
|
|
#define CORTEX_A78_CPUECTLR_EL1_PF_MODE_CNSRV ULL(3)
|
|
#define CPUECTLR_EL1_PF_MODE_LSB U(6)
|
|
#define CPUECTLR_EL1_PF_MODE_WIDTH U(2)
|
|
|
|
/*******************************************************************************
|
|
* CPU Power Control register specific definitions
|
|
******************************************************************************/
|
|
#define CORTEX_A78_CPUPWRCTLR_EL1 S3_0_C15_C2_7
|
|
#define CORTEX_A78_CPUPWRCTLR_EL1_CORE_PWRDN_EN_BIT U(1)
|
|
|
|
/*******************************************************************************
|
|
* CPU Auxiliary Control register specific definitions.
|
|
******************************************************************************/
|
|
#define CORTEX_A78_ACTLR_TAM_BIT (ULL(1) << 30)
|
|
|
|
#define CORTEX_A78_ACTLR2_EL1 S3_0_C15_C1_1
|
|
#define CORTEX_A78_ACTLR2_EL1_BIT_0 (ULL(1) << 0)
|
|
#define CORTEX_A78_ACTLR2_EL1_BIT_1 (ULL(1) << 1)
|
|
#define CORTEX_A78_ACTLR2_EL1_BIT_2 (ULL(1) << 2)
|
|
#define CORTEX_A78_ACTLR2_EL1_BIT_40 (ULL(1) << 40)
|
|
|
|
#define CORTEX_A78_ACTLR3_EL1 S3_0_C15_C1_2
|
|
|
|
#define CORTEX_A78_ACTLR5_EL1 S3_0_C15_C9_0
|
|
|
|
/*******************************************************************************
|
|
* CPU Activity Monitor Unit register specific definitions.
|
|
******************************************************************************/
|
|
#define CPUAMCNTENCLR0_EL0 S3_3_C15_C2_4
|
|
#define CPUAMCNTENSET0_EL0 S3_3_C15_C2_5
|
|
#define CPUAMCNTENCLR1_EL0 S3_3_C15_C3_0
|
|
#define CPUAMCNTENSET1_EL0 S3_3_C15_C3_1
|
|
|
|
#define CORTEX_A78_AMU_GROUP0_MASK U(0xF)
|
|
#define CORTEX_A78_AMU_GROUP1_MASK U(0x7)
|
|
|
|
#endif /* CORTEX_A78_H */
|