mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-16 01:24:27 +00:00
6fb2dbd252
Testing: - Manual comparison of disassembly with and without conversion. - Using the test script in gerrit - 19136 - Building with errata and stepping through from ArmDS and running tftf. Change-Id: I126f09de44b16e8bbb7e32477b880b4650eef23b Signed-off-by: Govindraj Raja <govindraj.raja@arm.com>
51 lines
1.7 KiB
C
51 lines
1.7 KiB
C
/*
|
|
* Copyright (c) 2017-2023, Arm Limited and Contributors. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#ifndef CORTEX_A76_H
|
|
#define CORTEX_A76_H
|
|
|
|
#include <lib/utils_def.h>
|
|
|
|
/* Cortex-A76 MIDR for revision 0 */
|
|
#define CORTEX_A76_MIDR U(0x410fd0b0)
|
|
|
|
/* Cortex-A76 loop count for CVE-2022-23960 mitigation */
|
|
#define CORTEX_A76_BHB_LOOP_COUNT U(24)
|
|
|
|
/*******************************************************************************
|
|
* CPU Extended Control register specific definitions.
|
|
******************************************************************************/
|
|
#define CORTEX_A76_CPUPWRCTLR_EL1 S3_0_C15_C2_7
|
|
#define CORTEX_A76_CPUECTLR_EL1 S3_0_C15_C1_4
|
|
|
|
#define CORTEX_A76_CPUECTLR_EL1_WS_THR_L2 (ULL(3) << 24)
|
|
#define CORTEX_A76_CPUECTLR_EL1_BIT_51 (ULL(1) << 51)
|
|
|
|
/*******************************************************************************
|
|
* CPU Auxiliary Control register specific definitions.
|
|
******************************************************************************/
|
|
#define CORTEX_A76_CPUACTLR_EL1 S3_0_C15_C1_0
|
|
|
|
#define CORTEX_A76_CPUACTLR_EL1_DISABLE_STATIC_PREDICTION (ULL(1) << 6)
|
|
|
|
#define CORTEX_A76_CPUACTLR_EL1_BIT_13 (ULL(1) << 13)
|
|
|
|
#define CORTEX_A76_CPUACTLR2_EL1 S3_0_C15_C1_1
|
|
|
|
#define CORTEX_A76_CPUACTLR2_EL1_BIT_2 (ULL(1) << 2)
|
|
#define CORTEX_A76_CPUACTLR2_EL1_BIT_59 (ULL(1) << 59)
|
|
|
|
#define CORTEX_A76_CPUACTLR2_EL1_DISABLE_LOAD_PASS_STORE (ULL(1) << 16)
|
|
|
|
#define CORTEX_A76_CPUACTLR3_EL1 S3_0_C15_C1_2
|
|
|
|
#define CORTEX_A76_CPUACTLR3_EL1_BIT_10 (ULL(1) << 10)
|
|
|
|
|
|
/* Definitions of register field mask in CORTEX_A76_CPUPWRCTLR_EL1 */
|
|
#define CORTEX_A76_CORE_PWRDN_EN_MASK U(0x1)
|
|
|
|
#endif /* CORTEX_A76_H */
|