mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-08 13:53:54 +00:00
414cf08b76
Add support for PM functionality through EEMI interface for Versal Gen 2. Add support of PM APIs in PSCI ops. Add TFA_NO_PM flag to disable PM functionality. Enable wakeup for new peripherals Change-Id: I1bf67dc46af91ee113c627d32ae6ecc1dad386c2 Signed-off-by: Naman Trivedi <naman.trivedimanojbhai@amd.com> Signed-off-by: Senthil Nathan Thangaraj <senthilnathan.thangaraj@amd.com>
149 lines
4.7 KiB
C
149 lines
4.7 KiB
C
/*
|
|
* Copyright (c) 2018-2020, Arm Limited and Contributors. All rights reserved.
|
|
* Copyright (c) 2021-2022, Xilinx, Inc. All rights reserved.
|
|
* Copyright (c) 2022-2025, Advanced Micro Devices, Inc. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#ifndef PLATFORM_DEF_H
|
|
#define PLATFORM_DEF_H
|
|
|
|
#include <arch.h>
|
|
#include "def.h"
|
|
#include <plat_common.h>
|
|
|
|
/*******************************************************************************
|
|
* Generic platform constants
|
|
******************************************************************************/
|
|
|
|
/* Size of cacheable stacks */
|
|
#define PLATFORM_STACK_SIZE U(0x440)
|
|
|
|
#define PLATFORM_CLUSTER_COUNT U(4)
|
|
#define PLATFORM_CORE_COUNT_PER_CLUSTER U(2) /* 2 CPUs per cluster */
|
|
|
|
#define PLATFORM_CORE_COUNT (PLATFORM_CLUSTER_COUNT * PLATFORM_CORE_COUNT_PER_CLUSTER)
|
|
|
|
#define E_INVALID_CORE_COUNT -1
|
|
#define E_INVALID_CLUSTER_COUNT -3
|
|
|
|
#define PLAT_MAX_PWR_LVL U(2)
|
|
#define PLAT_MAX_RET_STATE U(1)
|
|
#define PLAT_MAX_OFF_STATE U(2)
|
|
|
|
/*******************************************************************************
|
|
* BL31 specific defines.
|
|
******************************************************************************/
|
|
/*
|
|
* Put BL31 at the top of the Trusted SRAM (just below the shared memory, if
|
|
* present). BL31_BASE is calculated using the current BL31 debug size plus a
|
|
* little space for growth.
|
|
*/
|
|
#ifndef MEM_BASE
|
|
# define BL31_BASE U(0xBBF00000)
|
|
# define BL31_LIMIT U(0xBC000000)
|
|
#else
|
|
# define BL31_BASE U(MEM_BASE)
|
|
# define BL31_LIMIT U(MEM_BASE + MEM_SIZE)
|
|
# ifdef MEM_PROGBITS_SIZE
|
|
# define BL31_PROGBITS_LIMIT U(MEM_BASE + \
|
|
MEM_PROGBITS_SIZE)
|
|
# endif
|
|
#endif
|
|
|
|
/*******************************************************************************
|
|
* BL32 specific defines.
|
|
******************************************************************************/
|
|
#ifndef BL32_MEM_BASE
|
|
# define BL32_BASE U(0x01800000)
|
|
# define BL32_LIMIT U(0x09800000)
|
|
#else
|
|
# define BL32_BASE U(BL32_MEM_BASE)
|
|
# define BL32_LIMIT U(BL32_MEM_BASE + BL32_MEM_SIZE)
|
|
#endif
|
|
|
|
/*******************************************************************************
|
|
* BL33 specific defines.
|
|
******************************************************************************/
|
|
#ifndef PRELOADED_BL33_BASE
|
|
# define PLAT_ARM_NS_IMAGE_BASE U(0x40000000)
|
|
#else
|
|
# define PLAT_ARM_NS_IMAGE_BASE U(PRELOADED_BL33_BASE)
|
|
#endif
|
|
|
|
/*******************************************************************************
|
|
* TSP specific defines.
|
|
******************************************************************************/
|
|
#define TSP_SEC_MEM_BASE BL32_BASE
|
|
#define TSP_SEC_MEM_SIZE (BL32_LIMIT - BL32_BASE)
|
|
|
|
/* ID of the secure physical generic timer interrupt used by the TSP */
|
|
#define ARM_IRQ_SEC_PHY_TIMER U(29)
|
|
#define TSP_IRQ_SEC_PHY_TIMER ARM_IRQ_SEC_PHY_TIMER
|
|
|
|
/*******************************************************************************
|
|
* Platform specific page table and MMU setup constants
|
|
******************************************************************************/
|
|
#define PLAT_DDR_LOWMEM_MAX U(0x80000000)
|
|
|
|
#define PLAT_PHY_ADDR_SPACE_SIZE (1ULL << 32U)
|
|
#define PLAT_VIRT_ADDR_SPACE_SIZE (1ULL << 32U)
|
|
|
|
#define XILINX_OF_BOARD_DTB_MAX_SIZE U(0x200000)
|
|
|
|
#define PLAT_OCM_BASE U(0xBBF00000)
|
|
#define PLAT_OCM_LIMIT U(0xBC000000)
|
|
|
|
#if TRANSFER_LIST
|
|
/*
|
|
* FIXME: This address should come from firmware before TF-A
|
|
* Having this to make sure the transfer list functionality works
|
|
*/
|
|
#define FW_HANDOFF_BASE U(0x1000000)
|
|
#define FW_HANDOFF_SIZE U(0x600000)
|
|
#endif
|
|
|
|
#define IS_TFA_IN_OCM(x) ((x >= PLAT_OCM_BASE) && (x < PLAT_OCM_LIMIT))
|
|
|
|
#ifndef MAX_MMAP_REGIONS
|
|
#if (defined(XILINX_OF_BOARD_DTB_ADDR) && !IS_TFA_IN_OCM(BL31_BASE))
|
|
#define MAX_MMAP_REGIONS 11
|
|
#else
|
|
#define MAX_MMAP_REGIONS 10
|
|
#endif
|
|
#endif
|
|
|
|
#ifndef MAX_XLAT_TABLES
|
|
#define MAX_XLAT_TABLES U(12)
|
|
#endif
|
|
|
|
#define CACHE_WRITEBACK_SHIFT U(6)
|
|
#define CACHE_WRITEBACK_GRANULE (1 << CACHE_WRITEBACK_SHIFT)
|
|
|
|
#define PLAT_GICD_BASE_VALUE U(0xE2000000)
|
|
#define PLAT_GICR_BASE_VALUE U(0xE2060000)
|
|
#define PLAT_ARM_GICR_BASE PLAT_GICR_BASE_VALUE
|
|
#define PLAT_ARM_GICD_BASE PLAT_GICD_BASE_VALUE
|
|
|
|
/*
|
|
* Define a list of Group 1 Secure and Group 0 interrupts as per GICv3
|
|
* terminology. On a GICv2 system or mode, the lists will be merged and treated
|
|
* as Group 0 interrupts.
|
|
*/
|
|
#define PLAT_IPI_IRQ 89
|
|
#define PLAT_VERSAL_IPI_IRQ PLAT_IPI_IRQ
|
|
|
|
#define PLAT_G1S_IRQ_PROPS(grp) \
|
|
INTR_PROP_DESC(IRQ_SEC_PHY_TIMER, GIC_HIGHEST_SEC_PRIORITY, grp, \
|
|
GIC_INTR_CFG_LEVEL)
|
|
|
|
#define PLAT_G0_IRQ_PROPS(grp) \
|
|
INTR_PROP_DESC(PLAT_VERSAL_IPI_IRQ, GIC_HIGHEST_SEC_PRIORITY, grp, \
|
|
GIC_INTR_CFG_EDGE), \
|
|
INTR_PROP_DESC(CPU_PWR_DOWN_REQ_INTR, GIC_HIGHEST_SEC_PRIORITY, grp, \
|
|
GIC_INTR_CFG_EDGE)
|
|
|
|
#define IRQ_MAX 200U
|
|
|
|
#endif /* PLATFORM_DEF_H */
|