mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-17 01:54:22 +00:00
411f4959b4
Neoverse N1 erratum 1262606 is a Cat B erratum [1], present in older revisions of the Neoverse N1 processor core. The workaround is to set a bit in the implementation defined CPUACTLR_EL1 system register, which delays instruction fetch after branch misprediction. [1] http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.pjdoc-466751330-10325/index.html Change-Id: Idd980e9d5310232d38f0ce272862e1fb0f02ce9a Signed-off-by: Lauren Wehrmeister <lauren.wehrmeister@arm.com>
449 lines
11 KiB
ArmAsm
449 lines
11 KiB
ArmAsm
/*
|
|
* Copyright (c) 2017-2019, ARM Limited and Contributors. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#include <arch.h>
|
|
#include <asm_macros.S>
|
|
#include <neoverse_n1.h>
|
|
#include <cpuamu.h>
|
|
#include <cpu_macros.S>
|
|
|
|
/* Hardware handled coherency */
|
|
#if HW_ASSISTED_COHERENCY == 0
|
|
#error "Neoverse N1 must be compiled with HW_ASSISTED_COHERENCY enabled"
|
|
#endif
|
|
|
|
/* 64-bit only core */
|
|
#if CTX_INCLUDE_AARCH32_REGS == 1
|
|
#error "Neoverse-N1 supports only AArch64. Compile with CTX_INCLUDE_AARCH32_REGS=0"
|
|
#endif
|
|
|
|
/* --------------------------------------------------
|
|
* Errata Workaround for Neoverse N1 Erratum 1043202.
|
|
* This applies to revision r0p0 and r1p0 of Neoverse N1.
|
|
* Inputs:
|
|
* x0: variant[4:7] and revision[0:3] of current cpu.
|
|
* Shall clobber: x0-x17
|
|
* --------------------------------------------------
|
|
*/
|
|
func errata_n1_1043202_wa
|
|
/* Compare x0 against revision r1p0 */
|
|
mov x17, x30
|
|
bl check_errata_1043202
|
|
cbz x0, 1f
|
|
|
|
/* Apply instruction patching sequence */
|
|
ldr x0, =0x0
|
|
msr CPUPSELR_EL3, x0
|
|
ldr x0, =0xF3BF8F2F
|
|
msr CPUPOR_EL3, x0
|
|
ldr x0, =0xFFFFFFFF
|
|
msr CPUPMR_EL3, x0
|
|
ldr x0, =0x800200071
|
|
msr CPUPCR_EL3, x0
|
|
isb
|
|
1:
|
|
ret x17
|
|
endfunc errata_n1_1043202_wa
|
|
|
|
func check_errata_1043202
|
|
/* Applies to r0p0 and r1p0 */
|
|
mov x1, #0x10
|
|
b cpu_rev_var_ls
|
|
endfunc check_errata_1043202
|
|
|
|
/* --------------------------------------------------
|
|
* Disable speculative loads if Neoverse N1 supports
|
|
* SSBS.
|
|
*
|
|
* Shall clobber: x0.
|
|
* --------------------------------------------------
|
|
*/
|
|
func neoverse_n1_disable_speculative_loads
|
|
/* Check if the PE implements SSBS */
|
|
mrs x0, id_aa64pfr1_el1
|
|
tst x0, #(ID_AA64PFR1_EL1_SSBS_MASK << ID_AA64PFR1_EL1_SSBS_SHIFT)
|
|
b.eq 1f
|
|
|
|
/* Disable speculative loads */
|
|
msr SSBS, xzr
|
|
isb
|
|
|
|
1:
|
|
ret
|
|
endfunc neoverse_n1_disable_speculative_loads
|
|
|
|
/* --------------------------------------------------
|
|
* Errata Workaround for Neoverse N1 Errata #1073348
|
|
* This applies to revision r0p0 and r1p0 of Neoverse N1.
|
|
* Inputs:
|
|
* x0: variant[4:7] and revision[0:3] of current cpu.
|
|
* Shall clobber: x0-x17
|
|
* --------------------------------------------------
|
|
*/
|
|
func errata_n1_1073348_wa
|
|
/* Compare x0 against revision r1p0 */
|
|
mov x17, x30
|
|
bl check_errata_1073348
|
|
cbz x0, 1f
|
|
mrs x1, NEOVERSE_N1_CPUACTLR_EL1
|
|
orr x1, x1, NEOVERSE_N1_CPUACTLR_EL1_BIT_6
|
|
msr NEOVERSE_N1_CPUACTLR_EL1, x1
|
|
isb
|
|
1:
|
|
ret x17
|
|
endfunc errata_n1_1073348_wa
|
|
|
|
func check_errata_1073348
|
|
/* Applies to r0p0 and r1p0 */
|
|
mov x1, #0x10
|
|
b cpu_rev_var_ls
|
|
endfunc check_errata_1073348
|
|
|
|
/* --------------------------------------------------
|
|
* Errata Workaround for Neoverse N1 Errata #1130799
|
|
* This applies to revision <=r2p0 of Neoverse N1.
|
|
* Inputs:
|
|
* x0: variant[4:7] and revision[0:3] of current cpu.
|
|
* Shall clobber: x0-x17
|
|
* --------------------------------------------------
|
|
*/
|
|
func errata_n1_1130799_wa
|
|
/* Compare x0 against revision r2p0 */
|
|
mov x17, x30
|
|
bl check_errata_1130799
|
|
cbz x0, 1f
|
|
mrs x1, NEOVERSE_N1_CPUACTLR2_EL1
|
|
orr x1, x1, NEOVERSE_N1_CPUACTLR2_EL1_BIT_59
|
|
msr NEOVERSE_N1_CPUACTLR2_EL1, x1
|
|
isb
|
|
1:
|
|
ret x17
|
|
endfunc errata_n1_1130799_wa
|
|
|
|
func check_errata_1130799
|
|
/* Applies to <=r2p0 */
|
|
mov x1, #0x20
|
|
b cpu_rev_var_ls
|
|
endfunc check_errata_1130799
|
|
|
|
/* --------------------------------------------------
|
|
* Errata Workaround for Neoverse N1 Errata #1165347
|
|
* This applies to revision <=r2p0 of Neoverse N1.
|
|
* Inputs:
|
|
* x0: variant[4:7] and revision[0:3] of current cpu.
|
|
* Shall clobber: x0-x17
|
|
* --------------------------------------------------
|
|
*/
|
|
func errata_n1_1165347_wa
|
|
/* Compare x0 against revision r2p0 */
|
|
mov x17, x30
|
|
bl check_errata_1165347
|
|
cbz x0, 1f
|
|
mrs x1, NEOVERSE_N1_CPUACTLR2_EL1
|
|
orr x1, x1, NEOVERSE_N1_CPUACTLR2_EL1_BIT_0
|
|
orr x1, x1, NEOVERSE_N1_CPUACTLR2_EL1_BIT_15
|
|
msr NEOVERSE_N1_CPUACTLR2_EL1, x1
|
|
isb
|
|
1:
|
|
ret x17
|
|
endfunc errata_n1_1165347_wa
|
|
|
|
func check_errata_1165347
|
|
/* Applies to <=r2p0 */
|
|
mov x1, #0x20
|
|
b cpu_rev_var_ls
|
|
endfunc check_errata_1165347
|
|
|
|
/* --------------------------------------------------
|
|
* Errata Workaround for Neoverse N1 Errata #1207823
|
|
* This applies to revision <=r2p0 of Neoverse N1.
|
|
* Inputs:
|
|
* x0: variant[4:7] and revision[0:3] of current cpu.
|
|
* Shall clobber: x0-x17
|
|
* --------------------------------------------------
|
|
*/
|
|
func errata_n1_1207823_wa
|
|
/* Compare x0 against revision r2p0 */
|
|
mov x17, x30
|
|
bl check_errata_1207823
|
|
cbz x0, 1f
|
|
mrs x1, NEOVERSE_N1_CPUACTLR2_EL1
|
|
orr x1, x1, NEOVERSE_N1_CPUACTLR2_EL1_BIT_11
|
|
msr NEOVERSE_N1_CPUACTLR2_EL1, x1
|
|
isb
|
|
1:
|
|
ret x17
|
|
endfunc errata_n1_1207823_wa
|
|
|
|
func check_errata_1207823
|
|
/* Applies to <=r2p0 */
|
|
mov x1, #0x20
|
|
b cpu_rev_var_ls
|
|
endfunc check_errata_1207823
|
|
|
|
/* --------------------------------------------------
|
|
* Errata Workaround for Neoverse N1 Errata #1220197
|
|
* This applies to revision <=r2p0 of Neoverse N1.
|
|
* Inputs:
|
|
* x0: variant[4:7] and revision[0:3] of current cpu.
|
|
* Shall clobber: x0-x17
|
|
* --------------------------------------------------
|
|
*/
|
|
func errata_n1_1220197_wa
|
|
/* Compare x0 against revision r2p0 */
|
|
mov x17, x30
|
|
bl check_errata_1220197
|
|
cbz x0, 1f
|
|
mrs x1, NEOVERSE_N1_CPUECTLR_EL1
|
|
orr x1, x1, NEOVERSE_N1_WS_THR_L2_MASK
|
|
msr NEOVERSE_N1_CPUECTLR_EL1, x1
|
|
isb
|
|
1:
|
|
ret x17
|
|
endfunc errata_n1_1220197_wa
|
|
|
|
func check_errata_1220197
|
|
/* Applies to <=r2p0 */
|
|
mov x1, #0x20
|
|
b cpu_rev_var_ls
|
|
endfunc check_errata_1220197
|
|
|
|
/* --------------------------------------------------
|
|
* Errata Workaround for Neoverse N1 Errata #1257314
|
|
* This applies to revision <=r3p0 of Neoverse N1.
|
|
* Inputs:
|
|
* x0: variant[4:7] and revision[0:3] of current cpu.
|
|
* Shall clobber: x0-x17
|
|
* --------------------------------------------------
|
|
*/
|
|
func errata_n1_1257314_wa
|
|
/* Compare x0 against revision r3p0 */
|
|
mov x17, x30
|
|
bl check_errata_1257314
|
|
cbz x0, 1f
|
|
mrs x1, NEOVERSE_N1_CPUACTLR3_EL1
|
|
orr x1, x1, NEOVERSE_N1_CPUACTLR3_EL1_BIT_10
|
|
msr NEOVERSE_N1_CPUACTLR3_EL1, x1
|
|
isb
|
|
1:
|
|
ret x17
|
|
endfunc errata_n1_1257314_wa
|
|
|
|
func check_errata_1257314
|
|
/* Applies to <=r3p0 */
|
|
mov x1, #0x30
|
|
b cpu_rev_var_ls
|
|
endfunc check_errata_1257314
|
|
|
|
/* --------------------------------------------------
|
|
* Errata Workaround for Neoverse N1 Errata #1262606
|
|
* This applies to revision <=r3p0 of Neoverse N1.
|
|
* Inputs:
|
|
* x0: variant[4:7] and revision[0:3] of current cpu.
|
|
* Shall clobber: x0-x17
|
|
* --------------------------------------------------
|
|
*/
|
|
func errata_n1_1262606_wa
|
|
/* Compare x0 against revision r3p0 */
|
|
mov x17, x30
|
|
bl check_errata_1262606
|
|
cbz x0, 1f
|
|
mrs x1, NEOVERSE_N1_CPUACTLR_EL1
|
|
orr x1, x1, NEOVERSE_N1_CPUACTLR_EL1_BIT_13
|
|
msr NEOVERSE_N1_CPUACTLR_EL1, x1
|
|
isb
|
|
1:
|
|
ret x17
|
|
endfunc errata_n1_1262606_wa
|
|
|
|
func check_errata_1262606
|
|
/* Applies to <=r3p0 */
|
|
mov x1, #0x30
|
|
b cpu_rev_var_ls
|
|
endfunc check_errata_1262606
|
|
|
|
/* --------------------------------------------------
|
|
* Errata Workaround for Neoverse N1 Erratum 1315703.
|
|
* This applies to revision <= r3p0 of Neoverse N1.
|
|
* Inputs:
|
|
* x0: variant[4:7] and revision[0:3] of current cpu.
|
|
* Shall clobber: x0-x17
|
|
* --------------------------------------------------
|
|
*/
|
|
func errata_n1_1315703_wa
|
|
/* Compare x0 against revision r3p1 */
|
|
mov x17, x30
|
|
bl check_errata_1315703
|
|
cbz x0, 1f
|
|
|
|
mrs x0, NEOVERSE_N1_CPUACTLR2_EL1
|
|
orr x0, x0, #NEOVERSE_N1_CPUACTLR2_EL1_BIT_16
|
|
msr NEOVERSE_N1_CPUACTLR2_EL1, x0
|
|
isb
|
|
|
|
1:
|
|
ret x17
|
|
endfunc errata_n1_1315703_wa
|
|
|
|
func check_errata_1315703
|
|
/* Applies to everything <= r3p0. */
|
|
mov x1, #0x30
|
|
b cpu_rev_var_ls
|
|
endfunc check_errata_1315703
|
|
|
|
func neoverse_n1_reset_func
|
|
mov x19, x30
|
|
|
|
bl neoverse_n1_disable_speculative_loads
|
|
|
|
/* Forces all cacheable atomic instructions to be near */
|
|
mrs x0, NEOVERSE_N1_CPUACTLR2_EL1
|
|
orr x0, x0, #NEOVERSE_N1_CPUACTLR2_EL1_BIT_2
|
|
msr NEOVERSE_N1_CPUACTLR2_EL1, x0
|
|
isb
|
|
|
|
bl cpu_get_rev_var
|
|
mov x18, x0
|
|
|
|
#if ERRATA_N1_1043202
|
|
mov x0, x18
|
|
bl errata_n1_1043202_wa
|
|
#endif
|
|
|
|
#if ERRATA_N1_1073348
|
|
mov x0, x18
|
|
bl errata_n1_1073348_wa
|
|
#endif
|
|
|
|
#if ERRATA_N1_1130799
|
|
mov x0, x18
|
|
bl errata_n1_1130799_wa
|
|
#endif
|
|
|
|
#if ERRATA_N1_1165347
|
|
mov x0, x18
|
|
bl errata_n1_1165347_wa
|
|
#endif
|
|
|
|
#if ERRATA_N1_1207823
|
|
mov x0, x18
|
|
bl errata_n1_1207823_wa
|
|
#endif
|
|
|
|
#if ERRATA_N1_1220197
|
|
mov x0, x18
|
|
bl errata_n1_1220197_wa
|
|
#endif
|
|
|
|
#if ERRATA_N1_1257314
|
|
mov x0, x18
|
|
bl errata_n1_1257314_wa
|
|
#endif
|
|
|
|
#if ERRATA_N1_1262606
|
|
mov x0, x18
|
|
bl errata_n1_1262606_wa
|
|
#endif
|
|
|
|
#if ERRATA_N1_1315703
|
|
mov x0, x18
|
|
bl errata_n1_1315703_wa
|
|
#endif
|
|
|
|
#if ENABLE_AMU
|
|
/* Make sure accesses from EL0/EL1 and EL2 are not trapped to EL3 */
|
|
mrs x0, actlr_el3
|
|
orr x0, x0, #NEOVERSE_N1_ACTLR_AMEN_BIT
|
|
msr actlr_el3, x0
|
|
isb
|
|
|
|
/* Make sure accesses from EL0/EL1 are not trapped to EL2 */
|
|
mrs x0, actlr_el2
|
|
orr x0, x0, #NEOVERSE_N1_ACTLR_AMEN_BIT
|
|
msr actlr_el2, x0
|
|
isb
|
|
|
|
/* Enable group0 counters */
|
|
mov x0, #NEOVERSE_N1_AMU_GROUP0_MASK
|
|
msr CPUAMCNTENSET_EL0, x0
|
|
isb
|
|
#endif
|
|
|
|
#if ERRATA_DSU_936184
|
|
bl errata_dsu_936184_wa
|
|
#endif
|
|
|
|
ret x19
|
|
endfunc neoverse_n1_reset_func
|
|
|
|
/* ---------------------------------------------
|
|
* HW will do the cache maintenance while powering down
|
|
* ---------------------------------------------
|
|
*/
|
|
func neoverse_n1_core_pwr_dwn
|
|
/* ---------------------------------------------
|
|
* Enable CPU power down bit in power control register
|
|
* ---------------------------------------------
|
|
*/
|
|
mrs x0, NEOVERSE_N1_CPUPWRCTLR_EL1
|
|
orr x0, x0, #NEOVERSE_N1_CORE_PWRDN_EN_MASK
|
|
msr NEOVERSE_N1_CPUPWRCTLR_EL1, x0
|
|
isb
|
|
ret
|
|
endfunc neoverse_n1_core_pwr_dwn
|
|
|
|
#if REPORT_ERRATA
|
|
/*
|
|
* Errata printing function for Neoverse N1. Must follow AAPCS.
|
|
*/
|
|
func neoverse_n1_errata_report
|
|
stp x8, x30, [sp, #-16]!
|
|
|
|
bl cpu_get_rev_var
|
|
mov x8, x0
|
|
|
|
/*
|
|
* Report all errata. The revision-variant information is passed to
|
|
* checking functions of each errata.
|
|
*/
|
|
report_errata ERRATA_N1_1043202, neoverse_n1, 1043202
|
|
report_errata ERRATA_N1_1073348, neoverse_n1, 1073348
|
|
report_errata ERRATA_N1_1130799, neoverse_n1, 1130799
|
|
report_errata ERRATA_N1_1165347, neoverse_n1, 1165347
|
|
report_errata ERRATA_N1_1207823, neoverse_n1, 1207823
|
|
report_errata ERRATA_N1_1220197, neoverse_n1, 1220197
|
|
report_errata ERRATA_N1_1257314, neoverse_n1, 1257314
|
|
report_errata ERRATA_N1_1262606, neoverse_n1, 1262606
|
|
report_errata ERRATA_N1_1315703, neoverse_n1, 1315703
|
|
report_errata ERRATA_DSU_936184, neoverse_n1, dsu_936184
|
|
|
|
ldp x8, x30, [sp], #16
|
|
ret
|
|
endfunc neoverse_n1_errata_report
|
|
#endif
|
|
|
|
/* ---------------------------------------------
|
|
* This function provides neoverse_n1 specific
|
|
* register information for crash reporting.
|
|
* It needs to return with x6 pointing to
|
|
* a list of register names in ascii and
|
|
* x8 - x15 having values of registers to be
|
|
* reported.
|
|
* ---------------------------------------------
|
|
*/
|
|
.section .rodata.neoverse_n1_regs, "aS"
|
|
neoverse_n1_regs: /* The ascii list of register names to be reported */
|
|
.asciz "cpuectlr_el1", ""
|
|
|
|
func neoverse_n1_cpu_reg_dump
|
|
adr x6, neoverse_n1_regs
|
|
mrs x8, NEOVERSE_N1_CPUECTLR_EL1
|
|
ret
|
|
endfunc neoverse_n1_cpu_reg_dump
|
|
|
|
declare_cpu_ops neoverse_n1, NEOVERSE_N1_MIDR, \
|
|
neoverse_n1_reset_func, \
|
|
neoverse_n1_core_pwr_dwn
|