mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-16 09:34:18 +00:00
461c0a5d92
Currently, EL3 context registers are duplicated per-world per-cpu. Some registers have the same value across all CPUs, so this patch moves these registers out into a per-world context to reduce memory usage. Change-Id: I91294e3d5f4af21a58c23599af2bdbd2a747c54a Signed-off-by: Elizabeth Ho <elizabeth.ho@arm.com> Signed-off-by: Jayanth Dodderi Chidanand <jayanthdodderi.chidanand@arm.com>
57 lines
1.6 KiB
C
57 lines
1.6 KiB
C
/*
|
|
* Copyright (c) 2017-2023, Arm Limited and Contributors. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#include <stdbool.h>
|
|
|
|
#include <arch.h>
|
|
#include <arch_helpers.h>
|
|
#include <lib/cassert.h>
|
|
#include <lib/el3_runtime/pubsub.h>
|
|
#include <lib/extensions/sve.h>
|
|
|
|
CASSERT(SVE_VECTOR_LEN <= 2048, assert_sve_vl_too_long);
|
|
CASSERT(SVE_VECTOR_LEN >= 128, assert_sve_vl_too_short);
|
|
CASSERT((SVE_VECTOR_LEN % 128) == 0, assert_sve_vl_granule);
|
|
|
|
/*
|
|
* Converts SVE vector size restriction in bytes to LEN according to ZCR_EL3 documentation.
|
|
* VECTOR_SIZE = (LEN+1) * 128
|
|
*/
|
|
#define CONVERT_SVE_LENGTH(x) (((x / 128) - 1))
|
|
|
|
void sve_enable_per_world(per_world_context_t *per_world_ctx)
|
|
{
|
|
u_register_t cptr_el3;
|
|
|
|
/* Enable access to SVE functionality for all ELs. */
|
|
cptr_el3 = per_world_ctx->ctx_cptr_el3;
|
|
cptr_el3 = (cptr_el3 | CPTR_EZ_BIT) & ~(TFP_BIT);
|
|
per_world_ctx->ctx_cptr_el3 = cptr_el3;
|
|
|
|
/* Restrict maximum SVE vector length (SVE_VECTOR_LEN+1) * 128. */
|
|
per_world_ctx->ctx_zcr_el3 = (ZCR_EL3_LEN_MASK & CONVERT_SVE_LENGTH(SVE_VECTOR_LEN));
|
|
}
|
|
|
|
void sve_init_el2_unused(void)
|
|
{
|
|
/*
|
|
* CPTR_EL2.TFP: Set to zero so that Non-secure accesses to Advanced
|
|
* SIMD and floating-point functionality from both Execution states do
|
|
* not trap to EL2.
|
|
*/
|
|
write_cptr_el2(read_cptr_el2() & ~CPTR_EL2_TFP_BIT);
|
|
}
|
|
|
|
void sve_disable_per_world(per_world_context_t *per_world_ctx)
|
|
{
|
|
u_register_t reg;
|
|
|
|
/* Disable SVE and FPU since they share registers. */
|
|
reg = per_world_ctx->ctx_cptr_el3;
|
|
reg &= ~CPTR_EZ_BIT; /* Trap SVE */
|
|
reg |= TFP_BIT; /* Trap FPU/SIMD */
|
|
per_world_ctx->ctx_cptr_el3 = reg;
|
|
}
|