mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-05-08 18:41:22 +00:00
286b96f4bb
This patch adds driver for Intel FPGA's Crypto Services. These services are provided by Intel platform Secure Device Manager(SDM) and are made accessible by processor components (ie ATF). Below is the list of enabled features: - Send SDM certificates - Efuse provision data dump - Encryption/decryption service - Hardware IP random number generator Signed-off-by: Abdul Halim, Muhammad Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com> Signed-off-by: Sieu Mun Tang <sieu.mun.tang@intel.com> Change-Id: If7604cd1cacf27a38a9a29ec6b85b07385e1ea26
41 lines
1 KiB
C
41 lines
1 KiB
C
/*
|
|
* Copyright (c) 2020-2022, Intel Corporation. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#ifndef SOCFPGA_FCS_H
|
|
#define SOCFPGA_FCS_H
|
|
|
|
/* FCS Definitions */
|
|
|
|
#define FCS_RANDOM_WORD_SIZE 8U
|
|
#define FCS_PROV_DATA_WORD_SIZE 44U
|
|
|
|
#define FCS_RANDOM_BYTE_SIZE (FCS_RANDOM_WORD_SIZE * 4U)
|
|
#define FCS_PROV_DATA_BYTE_SIZE (FCS_PROV_DATA_WORD_SIZE * 4U)
|
|
|
|
#define FCS_CRYPTION_DATA_0 0x10100
|
|
|
|
/* FCS Payload Structure */
|
|
|
|
typedef struct fcs_crypt_payload_t {
|
|
uint32_t first_word;
|
|
uint32_t src_addr;
|
|
uint32_t src_size;
|
|
uint32_t dst_addr;
|
|
uint32_t dst_size;
|
|
} fcs_crypt_payload;
|
|
|
|
/* Functions Definitions */
|
|
|
|
uint32_t intel_fcs_random_number_gen(uint64_t addr, uint64_t *ret_size,
|
|
uint32_t *mbox_error);
|
|
uint32_t intel_fcs_send_cert(uint64_t addr, uint64_t size,
|
|
uint32_t *send_id);
|
|
uint32_t intel_fcs_get_provision_data(uint32_t *send_id);
|
|
uint32_t intel_fcs_cryption(uint32_t mode, uint32_t src_addr,
|
|
uint32_t src_size, uint32_t dst_addr,
|
|
uint32_t dst_size, uint32_t *send_id);
|
|
|
|
#endif /* SOCFPGA_FCS_H */
|