mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-17 10:04:26 +00:00
2b0bc4e028
Add support for runtime detection (ENABLE_SVE_FOR_NS=2), by splitting sve_supported() into an ID register reading function and a second function to report the support status. That function considers both build time settings and runtime information (if needed), and is used before we do SVE specific setup. Change the FVP platform default to the now supported dynamic option (=2), so the right decision can be made by the code at runtime. Change-Id: I1caaba2216e8e2a651452254944a003607503216 Signed-off-by: Jayanth Dodderi Chidanand <jayanthdodderi.chidanand@arm.com>
80 lines
2 KiB
C
80 lines
2 KiB
C
/*
|
|
* Copyright (c) 2021-2023, Arm Limited and Contributors. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#include <stdbool.h>
|
|
|
|
#include <arch.h>
|
|
#include <arch_features.h>
|
|
#include <arch_helpers.h>
|
|
#include <common/debug.h>
|
|
#include <lib/el3_runtime/context_mgmt.h>
|
|
#include <lib/extensions/sme.h>
|
|
#include <lib/extensions/sve.h>
|
|
|
|
void sme_enable(cpu_context_t *context)
|
|
{
|
|
u_register_t reg;
|
|
u_register_t cptr_el3;
|
|
el3_state_t *state;
|
|
|
|
/* Get the context state. */
|
|
state = get_el3state_ctx(context);
|
|
|
|
/* Enable SME in CPTR_EL3. */
|
|
reg = read_ctx_reg(state, CTX_CPTR_EL3);
|
|
reg |= ESM_BIT;
|
|
write_ctx_reg(state, CTX_CPTR_EL3, reg);
|
|
|
|
/* Set the ENTP2 bit in SCR_EL3 to enable access to TPIDR2_EL0. */
|
|
reg = read_ctx_reg(state, CTX_SCR_EL3);
|
|
reg |= SCR_ENTP2_BIT;
|
|
write_ctx_reg(state, CTX_SCR_EL3, reg);
|
|
|
|
/* Set CPTR_EL3.ESM bit so we can write SMCR_EL3 without trapping. */
|
|
cptr_el3 = read_cptr_el3();
|
|
write_cptr_el3(cptr_el3 | ESM_BIT);
|
|
isb();
|
|
|
|
/*
|
|
* Set the max LEN value and FA64 bit. This register is set up globally
|
|
* to be the least restrictive, then lower ELs can restrict as needed
|
|
* using SMCR_EL2 and SMCR_EL1.
|
|
*/
|
|
reg = SMCR_ELX_LEN_MASK;
|
|
if (read_feat_sme_fa64_id_field() != 0U) {
|
|
VERBOSE("[SME] FA64 enabled\n");
|
|
reg |= SMCR_ELX_FA64_BIT;
|
|
}
|
|
write_smcr_el3(reg);
|
|
|
|
/* Reset CPTR_EL3 value. */
|
|
write_cptr_el3(cptr_el3);
|
|
isb();
|
|
|
|
/* Enable SVE/FPU in addition to SME. */
|
|
sve_enable(context);
|
|
}
|
|
|
|
void sme_disable(cpu_context_t *context)
|
|
{
|
|
u_register_t reg;
|
|
el3_state_t *state;
|
|
|
|
/* Get the context state. */
|
|
state = get_el3state_ctx(context);
|
|
|
|
/* Disable SME, SVE, and FPU since they all share registers. */
|
|
reg = read_ctx_reg(state, CTX_CPTR_EL3);
|
|
reg &= ~ESM_BIT; /* Trap SME */
|
|
reg &= ~CPTR_EZ_BIT; /* Trap SVE */
|
|
reg |= TFP_BIT; /* Trap FPU/SIMD */
|
|
write_ctx_reg(state, CTX_CPTR_EL3, reg);
|
|
|
|
/* Disable access to TPIDR2_EL0. */
|
|
reg = read_ctx_reg(state, CTX_SCR_EL3);
|
|
reg &= ~SCR_ENTP2_BIT;
|
|
write_ctx_reg(state, CTX_SCR_EL3, reg);
|
|
}
|