mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-16 17:44:19 +00:00
1d2706dbaf
Both bl2_main and bl2_run_next_image call pauth_disable_el3. However, bl2_main is the only caller of bl2_run_next_image so it doesn't need to call it Signed-off-by: Boyan Karatotev <boyan.karatotev@arm.com> Change-Id: I91769b2994ad643d2259c211936dbac4ef010d25
36 lines
986 B
ArmAsm
36 lines
986 B
ArmAsm
/*
|
|
* Copyright (c) 2021, Arm Limited. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#include <arch.h>
|
|
#include <asm_macros.S>
|
|
#include <common/bl_common.h>
|
|
|
|
.globl bl2_run_next_image
|
|
|
|
|
|
func bl2_run_next_image
|
|
mov x20,x0
|
|
/* ---------------------------------------------
|
|
* MMU needs to be disabled because both BL2 and BL31 execute
|
|
* in EL3, and therefore share the same address space.
|
|
* BL31 will initialize the address space according to its
|
|
* own requirement.
|
|
* ---------------------------------------------
|
|
*/
|
|
bl disable_mmu_icache_el3
|
|
tlbi alle3
|
|
bl bl2_el3_plat_prepare_exit
|
|
|
|
ldp x0, x1, [x20, #ENTRY_POINT_INFO_PC_OFFSET]
|
|
msr elr_el3, x0
|
|
msr spsr_el3, x1
|
|
|
|
ldp x6, x7, [x20, #(ENTRY_POINT_INFO_ARGS_OFFSET + 0x30)]
|
|
ldp x4, x5, [x20, #(ENTRY_POINT_INFO_ARGS_OFFSET + 0x20)]
|
|
ldp x2, x3, [x20, #(ENTRY_POINT_INFO_ARGS_OFFSET + 0x10)]
|
|
ldp x0, x1, [x20, #(ENTRY_POINT_INFO_ARGS_OFFSET + 0x0)]
|
|
exception_return
|
|
endfunc bl2_run_next_image
|