mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-16 09:34:18 +00:00
1b597c227e
SMMUv3 driver functions which are called from BL1 and BL31 currently use counter-based poll method for testing status bits. Adding Delay Timer driver to BL1 and BL31 is required for timeout-based implementation using timer delay functions for SMMU and other drivers. This patch adds new function `fvp_timer_init()` which initialises either System level generic or SP804 timer based on FVP_USE_SP804_TIMER build flag. In BL2U `bl2u_early_platform_setup()` function the call to `arm_bl2u_early_platform_setup()` (which calls `generic_delay_timer_init()` ignoring FVP_USE_SP804_TIMER flag), is replaced with `arm_console_boot_init()` and `fvp_timer_init()`. Change-Id: Ifd8dcebf4019e877b9bc5641551deef77a44c0d1 Signed-off-by: Alexei Fedorov <Alexei.Fedorov@arm.com>
66 lines
1.6 KiB
C
66 lines
1.6 KiB
C
/*
|
|
* Copyright (c) 2013-2019, ARM Limited and Contributors. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#include <common/tbbr/tbbr_img_def.h>
|
|
#include <drivers/arm/smmu_v3.h>
|
|
#include <drivers/arm/sp805.h>
|
|
#include <plat/arm/common/arm_config.h>
|
|
#include <plat/arm/common/plat_arm.h>
|
|
#include <plat/arm/common/arm_def.h>
|
|
#include <plat/common/platform.h>
|
|
#include "fvp_private.h"
|
|
|
|
/*******************************************************************************
|
|
* Perform any BL1 specific platform actions.
|
|
******************************************************************************/
|
|
void bl1_early_platform_setup(void)
|
|
{
|
|
arm_bl1_early_platform_setup();
|
|
|
|
/* Initialize the platform config for future decision making */
|
|
fvp_config_setup();
|
|
|
|
/*
|
|
* Initialize Interconnect for this cluster during cold boot.
|
|
* No need for locks as no other CPU is active.
|
|
*/
|
|
fvp_interconnect_init();
|
|
/*
|
|
* Enable coherency in Interconnect for the primary CPU's cluster.
|
|
*/
|
|
fvp_interconnect_enable();
|
|
}
|
|
|
|
void plat_arm_secure_wdt_start(void)
|
|
{
|
|
sp805_start(ARM_SP805_TWDG_BASE, ARM_TWDG_LOAD_VAL);
|
|
}
|
|
|
|
void plat_arm_secure_wdt_stop(void)
|
|
{
|
|
sp805_stop(ARM_SP805_TWDG_BASE);
|
|
}
|
|
|
|
void bl1_platform_setup(void)
|
|
{
|
|
arm_bl1_platform_setup();
|
|
|
|
/* Initialize System level generic or SP804 timer */
|
|
fvp_timer_init();
|
|
|
|
/* On FVP RevC, initialize SMMUv3 */
|
|
if ((arm_config.flags & ARM_CONFIG_FVP_HAS_SMMUV3) != 0U)
|
|
smmuv3_security_init(PLAT_FVP_SMMUV3_BASE);
|
|
}
|
|
|
|
__dead2 void bl1_plat_fwu_done(void *client_cookie, void *reserved)
|
|
{
|
|
/* Setup the watchdog to reset the system as soon as possible */
|
|
sp805_refresh(ARM_SP805_TWDG_BASE, 1U);
|
|
|
|
while (1)
|
|
wfi();
|
|
}
|