mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-17 01:54:22 +00:00
1a74e4a895
There are some incorrect casts and some missing casts in the headers. This patch fixes the ones that were 64-bit or 32-bit wide wrongly and adds casts where they were missing. Note that none of the changes of the patch actually changes the values of the definitions. This patch is just for correctness. Change-Id: Iad6458021bad521922ce4f91bafff38b116b49eb Signed-off-by: Antonio Nino Diaz <antonio.ninodiaz@arm.com>
24 lines
735 B
C
24 lines
735 B
C
/*
|
|
* Copyright (c) 2017-2019, ARM Limited and Contributors. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#ifndef CORTEX_A55_H
|
|
#define CORTEX_A55_H
|
|
|
|
#include <lib/utils_def.h>
|
|
|
|
/* Cortex-A55 MIDR for revision 0 */
|
|
#define CORTEX_A55_MIDR U(0x410fd050)
|
|
|
|
/*******************************************************************************
|
|
* CPU Extended Control register specific definitions.
|
|
******************************************************************************/
|
|
#define CORTEX_A55_CPUPWRCTLR_EL1 S3_0_C15_C2_7
|
|
#define CORTEX_A55_CPUECTLR_EL1 S3_0_C15_C1_4
|
|
|
|
/* Definitions of register field mask in CORTEX_A55_CPUPWRCTLR_EL1 */
|
|
#define CORTEX_A55_CORE_PWRDN_EN_MASK U(0x1)
|
|
|
|
#endif /* CORTEX_A55_H */
|