mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-16 17:44:19 +00:00
1989a19c2d
Support booting OP-TEE as BL32 boot stage and secure runtime service. OP-TEE executes in internal RAM and uses a secure DDR area to store the pager pagestore. Memory mapping and TZC are configured accordingly prior OP-TEE boot. OP-TEE image is expected in OP-TEE v2 format where a header file describes the effective boot images. This change post processes header file content to get OP-TEE load addresses and set OP-TEE boot arguments. Change-Id: I02ef8b915e4be3e95b27029357d799d70e01cd44 Signed-off-by: Yann Gautier <yann.gautier@st.com> Signed-off-by: Etienne Carriere <etienne.carriere@st.com>
79 lines
1.9 KiB
ArmAsm
79 lines
1.9 KiB
ArmAsm
/*
|
|
* Copyright (c) 2015-2019, ARM Limited and Contributors. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#ifndef STM32MP1_LD_S
|
|
#define STM32MP1_LD_S
|
|
|
|
#include <lib/xlat_tables/xlat_tables_defs.h>
|
|
#include <platform_def.h>
|
|
|
|
OUTPUT_FORMAT(PLATFORM_LINKER_FORMAT)
|
|
OUTPUT_ARCH(PLATFORM_LINKER_ARCH)
|
|
|
|
ENTRY(__BL2_IMAGE_START__)
|
|
|
|
MEMORY {
|
|
HEADER (rw) : ORIGIN = 0x00000000, LENGTH = 0x3000
|
|
RAM (rwx) : ORIGIN = STM32MP_BINARY_BASE, LENGTH = STM32MP_BINARY_SIZE
|
|
}
|
|
|
|
SECTIONS
|
|
{
|
|
/*
|
|
* TF mapping must conform to ROM code specification.
|
|
*/
|
|
.header : {
|
|
__HEADER_START__ = .;
|
|
KEEP(*(.header))
|
|
. = ALIGN(4);
|
|
__HEADER_END__ = .;
|
|
} >HEADER
|
|
|
|
. = STM32MP_BINARY_BASE;
|
|
.data . : {
|
|
. = ALIGN(PAGE_SIZE);
|
|
__DATA_START__ = .;
|
|
*(.data*)
|
|
|
|
/*
|
|
* dtb.
|
|
* The strongest and only alignment contraint is MMU 4K page.
|
|
* Indeed as images below will be removed, 4K pages will be re-used.
|
|
*/
|
|
. = ( STM32MP_DTB_BASE - STM32MP_BINARY_BASE );
|
|
__DTB_IMAGE_START__ = .;
|
|
*(.dtb_image*)
|
|
__DTB_IMAGE_END__ = .;
|
|
|
|
/*
|
|
* bl2.
|
|
* The strongest and only alignment contraint is MMU 4K page.
|
|
* Indeed as images below will be removed, 4K pages will be re-used.
|
|
*/
|
|
. = ( STM32MP_BL2_BASE - STM32MP_BINARY_BASE );
|
|
__BL2_IMAGE_START__ = .;
|
|
*(.bl2_image*)
|
|
__BL2_IMAGE_END__ = .;
|
|
|
|
#ifndef AARCH32_SP_OPTEE
|
|
/*
|
|
* bl32 will be settled by bl2.
|
|
* The strongest and only alignment constraint is 8 words to simplify
|
|
* memraise8 assembly code.
|
|
*/
|
|
. = ( STM32MP_BL32_BASE - STM32MP_BINARY_BASE );
|
|
__BL32_IMAGE_START__ = .;
|
|
*(.bl32_image*)
|
|
__BL32_IMAGE_END__ = .;
|
|
#endif
|
|
|
|
__DATA_END__ = .;
|
|
} >RAM
|
|
|
|
__TF_END__ = .;
|
|
|
|
}
|
|
#endif /* STM32MP1_LD_S */
|