mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-24 22:05:40 +00:00
b35ce0c413
DDR driver for NXP layerscape SoC(s): - lx2160aqds - lx2162aqds - lx2160ardb - Other Board with SoC(s) like ls1046a, ls1043a etc; -- These other boards are not verified yet. Signed-off-by: Rajesh Bhagat <rajesh.bhagat@nxp.com> Signed-off-by: York Sun <york.sun@nxp.com> Signed-off-by: Udit Agarwal <udit.agarwal@nxp.com> Signed-off-by: Pankaj Gupta <pankaj.gupta@nxp.com> Change-Id: Ic84a63cb30eba054f432d479862cd4d1097cbbaf
151 lines
4.9 KiB
C
151 lines
4.9 KiB
C
/*
|
|
* Copyright 2021 NXP
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*
|
|
*/
|
|
|
|
#ifndef CSR_H
|
|
#define CSR_H
|
|
|
|
#define t_anib 0
|
|
#define t_dbyte 0x10000
|
|
#define t_master 0x20000
|
|
#define t_acsm 0x40000
|
|
#define t_initeng 0x90000
|
|
#define t_drtub 0xc0000
|
|
#define t_apbonly 0xd0000
|
|
#define csr_dbyte_misc_mode_addr 0x00
|
|
#define csr_micro_cont_mux_sel_addr 0x00
|
|
#define csr_uct_shadow_regs 0x04
|
|
#define csr_cal_uclk_info_addr 0x08
|
|
#define csr_seq0bdly0_addr 0x0b
|
|
#define csr_seq0bdly1_addr 0x0c
|
|
#define csr_seq0bdly2_addr 0x0d
|
|
#define csr_seq0bdly3_addr 0x0e
|
|
#define csr_seq0bdisable_flag0_addr 0x0c
|
|
#define csr_seq0bdisable_flag1_addr 0x0d
|
|
#define csr_seq0bdisable_flag2_addr 0x0e
|
|
#define csr_seq0bdisable_flag3_addr 0x0f
|
|
#define csr_seq0bdisable_flag4_addr 0x10
|
|
#define csr_seq0bdisable_flag5_addr 0x11
|
|
#define csr_seq0bdisable_flag6_addr 0x12
|
|
#define csr_seq0bdisable_flag7_addr 0x13
|
|
#define csr_dfi_mode_addr 0x18
|
|
#define csr_tristate_mode_ca_addr 0x19
|
|
#define csr_dfiphyupd_addr 0x21
|
|
#define csr_dqs_preamble_control_addr 0x24
|
|
#define csr_master_x4config_addr 0x25
|
|
#define csr_enable_cs_multicast_addr 0x27
|
|
#define csr_acx4_anib_dis_addr 0x2c
|
|
#define csr_dmipin_present_addr 0x2d
|
|
#define csr_ard_ptr_init_val_addr 0x2e
|
|
#define csr_dct_write_prot 0x31
|
|
#define csr_uct_write_only_shadow 0x32
|
|
#define csr_uct_write_prot 0x33
|
|
#define csr_uct_dat_write_only_shadow 0x34
|
|
#define csr_dbyte_dll_mode_cntrl_addr 0x3a
|
|
#define csr_atx_impedance_addr 0x43
|
|
#define csr_dq_dqs_rcv_cntrl_addr 0x43
|
|
#define csr_cal_offsets_addr 0x45
|
|
#define csr_tx_impedance_ctrl1_addr 0x49
|
|
#define csr_dq_dqs_rcv_cntrl1_addr 0x4a
|
|
#define csr_tx_odt_drv_stren_addr 0x4d
|
|
#define csr_cal_drv_str0_addr 0x50
|
|
#define csr_atx_slew_rate_addr 0x55
|
|
#define csr_proc_odt_time_ctl_addr 0x56
|
|
#define csr_mem_alert_control_addr 0x5b
|
|
#define csr_mem_alert_control2_addr 0x5c
|
|
#define csr_tx_slew_rate_addr 0x5f
|
|
#define csr_mem_reset_l_addr 0x60
|
|
#define csr_dfi_camode_addr 0x75
|
|
#define csr_dll_gain_ctl_addr 0x7c
|
|
#define csr_dll_lockparam_addr 0x7d
|
|
#define csr_ucclk_hclk_enables_addr 0x80
|
|
#define csr_acsm_playback0x0_addr 0x80
|
|
#define csr_acsm_playback1x0_addr 0x81
|
|
#define csr_cal_rate_addr 0x88
|
|
#define csr_cal_zap_addr 0x89
|
|
#define csr_cal_misc2_addr 0x98
|
|
#define csr_micro_reset_addr 0x99
|
|
#define csr_dfi_rd_data_cs_dest_map_addr 0xb0
|
|
#define csr_vref_in_global_addr 0xb2
|
|
#define csr_dfi_wr_data_cs_dest_map_addr 0xb4
|
|
#define csr_pll_pwr_dn_addr 0xc3
|
|
#define csr_pll_ctrl2_addr 0xc5
|
|
#define csr_pll_ctrl1_addr 0xc7
|
|
#define csr_pll_test_mode_addr 0xca
|
|
#define csr_pll_ctrl4_addr 0xcc
|
|
#define csr_dfi_freq_xlat0_addr 0xf0
|
|
#define csr_acsm_ctrl0_addr 0xf0
|
|
#define csr_dfi_freq_ratio_addr 0xfa
|
|
#define csr_acsm_ctrl13_addr 0xfd
|
|
#define csr_tx_pre_drv_mode_lsb 8
|
|
#define csr_tx_pre_n_lsb 4
|
|
#define csr_tx_pre_p_lsb 0
|
|
#define csr_atx_pre_drv_mode_lsb 8
|
|
#define csr_atx_pre_n_lsb 4
|
|
#define csr_atx_pre_p_lsb 0
|
|
#define csr_wdqsextension_lsb 8
|
|
#define csr_lp4sttc_pre_bridge_rx_en_lsb 7
|
|
#define csr_lp4postamble_ext_lsb 6
|
|
#define csr_lp4tgl_two_tck_tx_dqs_pre_lsb 5
|
|
#define csr_position_dfe_init_lsb 2
|
|
#define csr_two_tck_tx_dqs_pre_lsb 1
|
|
#define csr_two_tck_rx_dqs_pre_lsb 0
|
|
#define csr_dll_rx_preamble_mode_lsb 1
|
|
#define csr_odtstren_n_lsb 6
|
|
#define csr_drv_stren_fsdq_n_lsb 6
|
|
#define csr_drv_stren_fsdq_p_lsb 0
|
|
#define csr_adrv_stren_n_lsb 5
|
|
#define csr_adrv_stren_p_lsb 0
|
|
#define csr_cal_drv_str_pu50_lsb 4
|
|
#define csr_cal_once_lsb 5
|
|
#define csr_cal_interval_lsb 0
|
|
#define csr_cal_run_lsb 4
|
|
#define csr_global_vref_in_dac_lsb 3
|
|
#define csr_gain_curr_adj_lsb 7
|
|
#define csr_major_mode_dbyte_lsb 4
|
|
#define csr_dfe_ctrl_lsb 2
|
|
#define csr_ext_vref_range_lsb 1
|
|
#define csr_sel_analog_vref_lsb 0
|
|
#define csr_malertsync_bypass_lsb 0
|
|
#define csr_ck_dis_val_lsb 2
|
|
#define csr_ddr2tmode_lsb 1
|
|
#define csr_dis_dyn_adr_tri_lsb 0
|
|
#define csr_dbyte_disable_lsb 2
|
|
#define csr_power_down_rcvr_lsb 0
|
|
#define csr_power_down_rcvr_dqs_lsb 9
|
|
#define csr_rx_pad_standby_en_lsb 10
|
|
#define csr_rx_pad_standby_en_mask 0x400
|
|
#define csr_x4tg_lsb 0
|
|
#define csr_reset_to_micro_mask 0x8
|
|
#define csr_protect_mem_reset_mask 0x2
|
|
#define csr_stall_to_micro_mask 0x1
|
|
#define uct_write_prot_shadow_mask 0x1
|
|
#define csr_acsm_par_mode_mask 0x4000
|
|
#define csr_acsm_cke_enb_lsb 0
|
|
#define csr_dfiphyupd_threshold_lsb 8
|
|
#define csr_dfiphyupd_threshold_msb 11
|
|
#define csr_dfiphyupd_threshold_mask 0xf00
|
|
#define csr_dfi_rd_destm0_lsb 0
|
|
#define csr_dfi_rd_destm1_lsb 2
|
|
#define csr_dfi_rd_destm2_lsb 4
|
|
#define csr_dfi_rd_destm3_lsb 6
|
|
#define csr_dfi_wr_destm0_lsb 0
|
|
#define csr_dfi_wr_destm1_lsb 2
|
|
#define csr_dfi_wr_destm2_lsb 4
|
|
#define csr_dfi_wr_destm3_lsb 6
|
|
#define csr_acsm_2t_mode_mask 0x40
|
|
#define csr_cal_misc2_err_dis 13
|
|
#define csr_cal_offset_pdc_lsb 6
|
|
#define csr_cal_offset_pdc_msb 9
|
|
#define csr_cal_offset_pdc_mask 0xe0
|
|
#define csr_cal_drv_pdth_mask 0x3c0
|
|
|
|
|
|
struct impedance_mapping {
|
|
int ohm;
|
|
int code;
|
|
};
|
|
|
|
#endif
|