arm-trusted-firmware/lib/cpus
Govindraj Raja 050c4a38a3 fix(cpus): workaround for Cortex-A720 erratum 3699561
Cortex-A720 erratum 3699561 that applies to all revisions <= r0p2
and is still Open.

The workaround is for EL3 software that performs context save/restore
on a change of Security state to use a value of SCR_EL3.NS when
accessing ICH_VMCR_EL2 that reflects the Security state that owns the
data being saved or restored.

SDEN documentation:
https://developer.arm.com/documentation/SDEN-2439421/latest/

Change-Id: I7ea3aaf3e7bf6b4f3648f6872e505a41247b14ba
Signed-off-by: Govindraj Raja <govindraj.raja@arm.com>
2025-02-03 13:57:26 -06:00
..
aarch32 refactor(cpus): remove cpu specific errata funcs 2024-07-26 11:19:52 +01:00
aarch64 fix(cpus): workaround for Cortex-A720 erratum 3699561 2025-02-03 13:57:26 -06:00
cpu-ops.mk fix(cpus): workaround for Cortex-A720 erratum 3699561 2025-02-03 13:57:26 -06:00
errata_common.c fix(cpus): workaround for Cortex-A720 erratum 3699561 2025-02-03 13:57:26 -06:00
errata_report.c refactor(cpus): directly invoke errata reporter 2024-07-26 11:19:52 +01:00