mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-27 15:24:54 +00:00
02d3ef333d
This change is to re-align HPS cryption logic with underlying Secure Device Manager's (SDM) mailbox API. Signed-off-by: Abdul Halim, Muhammad Hadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com> Signed-off-by: Sieu Mun Tang <sieu.mun.tang@intel.com> Change-Id: I8fc90982d3cddceaf401c1a112ff8e20861bf4c5
63 lines
1.7 KiB
C
63 lines
1.7 KiB
C
/*
|
|
* Copyright (c) 2020-2022, Intel Corporation. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#ifndef SOCFPGA_FCS_H
|
|
#define SOCFPGA_FCS_H
|
|
|
|
/* FCS Definitions */
|
|
|
|
#define FCS_RANDOM_WORD_SIZE 8U
|
|
#define FCS_PROV_DATA_WORD_SIZE 44U
|
|
#define FCS_SHA384_WORD_SIZE 12U
|
|
|
|
#define FCS_RANDOM_BYTE_SIZE (FCS_RANDOM_WORD_SIZE * 4U)
|
|
#define FCS_PROV_DATA_BYTE_SIZE (FCS_PROV_DATA_WORD_SIZE * 4U)
|
|
#define FCS_SHA384_BYTE_SIZE (FCS_SHA384_WORD_SIZE * 4U)
|
|
|
|
#define FCS_MODE_DECRYPT 0x0
|
|
#define FCS_MODE_ENCRYPT 0x1
|
|
#define FCS_ENCRYPTION_DATA_0 0x10100
|
|
#define FCS_DECRYPTION_DATA_0 0x10102
|
|
#define FCS_OWNER_ID_OFFSET 0xC
|
|
|
|
/* FCS Payload Structure */
|
|
|
|
typedef struct fcs_encrypt_payload_t {
|
|
uint32_t first_word;
|
|
uint32_t src_addr;
|
|
uint32_t src_size;
|
|
uint32_t dst_addr;
|
|
uint32_t dst_size;
|
|
} fcs_encrypt_payload;
|
|
|
|
typedef struct fcs_decrypt_payload_t {
|
|
uint32_t first_word;
|
|
uint32_t owner_id[2];
|
|
uint32_t src_addr;
|
|
uint32_t src_size;
|
|
uint32_t dst_addr;
|
|
uint32_t dst_size;
|
|
} fcs_decrypt_payload;
|
|
|
|
/* Functions Definitions */
|
|
|
|
uint32_t intel_fcs_random_number_gen(uint64_t addr, uint64_t *ret_size,
|
|
uint32_t *mbox_error);
|
|
uint32_t intel_fcs_send_cert(uint64_t addr, uint64_t size,
|
|
uint32_t *send_id);
|
|
uint32_t intel_fcs_get_provision_data(uint32_t *send_id);
|
|
uint32_t intel_fcs_encryption(uint32_t src_addr, uint32_t src_size,
|
|
uint32_t dst_addr, uint32_t dst_size,
|
|
uint32_t *send_id);
|
|
|
|
uint32_t intel_fcs_decryption(uint32_t src_addr, uint32_t src_size,
|
|
uint32_t dst_addr, uint32_t dst_size,
|
|
uint32_t *send_id);
|
|
|
|
uint32_t intel_fcs_get_rom_patch_sha384(uint64_t addr, uint64_t *ret_size,
|
|
uint32_t *mbox_error);
|
|
|
|
#endif /* SOCFPGA_FCS_H */
|