Djam/arm-trusted-firmware
1
0
Fork 0
mirror of https://github.com/ARM-software/arm-trusted-firmware.git synced 2025-04-27 23:35:10 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

feat(arm): enable FHI PPI interrupt to report CPU errors

Browse source 
To handle the core corrected errors in the firmware, the FHI PPI
interrupt has to be enabled on all the cores. At boot, when the RAS
framework is initialized, only primary core is up and hence core FHI PPI
interrupt is enabled only on primary core. This patch adds support to
configure and enable core FHI interrupt for all the secondary cores as
part of their boot sequence.

Signed-off-by: Omkar Anand Kulkarni <omkar.kulkarni@arm.com>
Change-Id: I4b25152cb498fe975b9c770babb25aa9e01f9656
This commit is contained in:
Omkar Anand Kulkarni 2023-07-21 14:29:49 +05:30
parent 8eca49e4dd
commit f1e4a28d3f
2 changed files with 8 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
include/plat/arm/common/arm_def.h
View file

@ -782,6 +782,9 @@ MEASURED_BOOT
#define PLAT_SDEI_CRITICAL_PRI 0x60 #define PLAT_SDEI_CRITICAL_PRI 0x60
#define PLAT_SDEI_NORMAL_PRI 0x70 #define PLAT_SDEI_NORMAL_PRI 0x70
/* CPU Fault Handling Interrupt(FHI) PPI interrupt ID */
#define PLAT_CORE_FAULT_IRQ 17
/* ARM platforms use 3 upper bits of secure interrupt priority */ /* ARM platforms use 3 upper bits of secure interrupt priority */
#define PLAT_PRI_BITS 3 #define PLAT_PRI_BITS 3

6
plat/arm/common/arm_gicv3.c
View file

@ -40,7 +40,11 @@ static const uintptr_t *gicr_frames = gicr_base_addrs;
static const interrupt_prop_t arm_interrupt_props[] = { static const interrupt_prop_t arm_interrupt_props[] = {
PLAT_ARM_G1S_IRQ_PROPS(INTR_GROUP1S), PLAT_ARM_G1S_IRQ_PROPS(INTR_GROUP1S),
PLAT_ARM_G0_IRQ_PROPS(INTR_GROUP0) PLAT_ARM_G0_IRQ_PROPS(INTR_GROUP0),
#if RAS_FFH_SUPPORT
INTR_PROP_DESC(PLAT_CORE_FAULT_IRQ, PLAT_RAS_PRI, INTR_GROUP0,
GIC_INTR_CFG_LEVEL)
#endif
}; };
/* /*