mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-26 06:50:10 +00:00
docs(n1sdp): update N1SDP PSCI instrumentation data
Add data for v2.11 release and remove data from v2.9. Change-Id: Ic960cece6f27993cefebf483c768967bd6f2cad1 Signed-off-by: Harrison Mutai <harrison.mutai@arm.com>
This commit is contained in:
Harrison Mutai
parent
842fe7113c
commit
e9c335fbda
1 changed files with 63 additions and 72 deletions
|
|
@ -6,8 +6,8 @@ contains an SoC consisting of two dual-core Arm N1 clusters.
|
|||
|
||||
The following source trees and binaries were used:
|
||||
|
||||
- TF-A [`v2.9-rc0-16-g666aec401`_]
|
||||
- TFTF [`v2.9-rc0`_]
|
||||
- `TF-A v2.11-rc0`_
|
||||
- `TFTF v2.11-rc0`_
|
||||
- SCP/MCP `Prebuilt Images`_
|
||||
|
||||
Please see the Runtime Instrumentation :ref:`Testing Methodology
|
||||
|
|
@ -92,20 +92,19 @@ Results
|
|||
``CPU_SUSPEND`` to deepest power level
|
||||
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
|
||||
|
||||
.. table:: ``CPU_SUSPEND`` latencies (µs) to deepest power level in
|
||||
parallel (v2.9)
|
||||
.. table:: ``CPU_SUSPEND`` latencies (µs) to deepest power level in parallel (v2.11)
|
||||
|
||||
+---------+------+-----------+--------+-------------+
|
||||
| Cluster | Core | Powerdown | Wakeup | Cache Flush |
|
||||
+---------+------+-----------+--------+-------------+
|
||||
| 0 | 0 | 2.80 | 10.08 | 0.80 |
|
||||
+---------+------+-----------+--------+-------------+
|
||||
| 0 | 0 | 4.14 | 15.92 | 0.16 |
|
||||
+---------+------+-----------+--------+-------------+
|
||||
| 1 | 0 | 3.68 | 12.96 | 0.16 |
|
||||
+---------+------+-----------+--------+-------------+
|
||||
| 1 | 0 | 3.36 | 18.58 | 0.18 |
|
||||
+---------+------+-----------+--------+-------------+
|
||||
+---------+------+----------------+--------+----------------+
|
||||
| Cluster | Core | Powerdown | Wakeup | Cache Flush |
|
||||
+---------+------+----------------+--------+----------------+
|
||||
| 0 | 0 | 3.0 (+41.51%) | 23.14 | 1.2 (+185.71%) |
|
||||
+---------+------+----------------+--------+----------------+
|
||||
| 0 | 0 | 4.6 | 35.86 | 0.3 |
|
||||
+---------+------+----------------+--------+----------------+
|
||||
| 1 | 0 | 3.68 (+33.33%) | 33.36 | 0.3 |
|
||||
+---------+------+----------------+--------+----------------+
|
||||
| 1 | 0 | 3.7 (+40.15%) | 38.1 | 0.28 |
|
||||
+---------+------+----------------+--------+----------------+
|
||||
|
||||
.. table:: ``CPU_SUSPEND`` latencies (µs) to deepest power level in
|
||||
parallel (v2.10)
|
||||
|
|
@ -122,19 +121,18 @@ Results
|
|||
| 1 | 0 | 2.64 | 44.56 (+139.83%) | 0.36 (+100.00%) |
|
||||
+---------+------+----------------+------------------+-----------------+
|
||||
|
||||
.. table:: ``CPU_SUSPEND`` latencies (µs) to deepest power level in
|
||||
serial (v2.9)
|
||||
.. table:: ``CPU_SUSPEND`` latencies (µs) to deepest power level in serial (v2.11)
|
||||
|
||||
+---------+------+-----------+--------+-------------+
|
||||
| Cluster | Core | Powerdown | Wakeup | Cache Flush |
|
||||
+---------+------+-----------+--------+-------------+
|
||||
| 0 | 0 | 1.86 | 9.92 | 0.32 |
|
||||
| 0 | 0 | 1.7 | 22.46 | 0.3 |
|
||||
+---------+------+-----------+--------+-------------+
|
||||
| 0 | 0 | 2.70 | 10.48 | 0.36 |
|
||||
| 0 | 0 | 2.28 | 22.5 | 0.3 |
|
||||
+---------+------+-----------+--------+-------------+
|
||||
| 1 | 0 | 1.78 | 9.72 | 0.16 |
|
||||
| 1 | 0 | 2.14 | 21.5 | 0.32 |
|
||||
+---------+------+-----------+--------+-------------+
|
||||
| 1 | 0 | 1.94 | 10.44 | 0.16 |
|
||||
| 1 | 0 | 2.24 | 22.66 | 0.3 |
|
||||
+---------+------+-----------+--------+-------------+
|
||||
|
||||
.. table:: ``CPU_SUSPEND`` latencies (µs) to deepest power level in
|
||||
|
|
@ -155,22 +153,19 @@ Results
|
|||
``CPU_SUSPEND`` to power level 0
|
||||
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
|
||||
|
||||
.. table:: ``CPU_SUSPEND`` latencies (µs) to power level 0 in
|
||||
parallel (v2.9)
|
||||
.. table:: ``CPU_SUSPEND`` latencies (µs) to power level 0 in parallel (v2.11)
|
||||
|
||||
+---------------------------------------------------+
|
||||
| test_rt_instr_cpu_susp_parallel |
|
||||
+---------+------+-----------+--------+-------------+
|
||||
| Cluster | Core | Powerdown | Wakeup | Cache Flush |
|
||||
+---------+------+-----------+--------+-------------+
|
||||
| 0 | 0 | 0.88 | 12.32 | 0.26 |
|
||||
+---------+------+-----------+--------+-------------+
|
||||
| 0 | 0 | 2.12 | 14.62 | 0.26 |
|
||||
+---------+------+-----------+--------+-------------+
|
||||
| 1 | 0 | 1.86 | 14.14 | 0.16 |
|
||||
+---------+------+-----------+--------+-------------+
|
||||
| 1 | 0 | 1.92 | 9.44 | 0.18 |
|
||||
+---------+------+-----------+--------+-------------+
|
||||
+---------+------+----------------+--------+-------------+
|
||||
| Cluster | Core | Powerdown | Wakeup | Cache Flush |
|
||||
+---------+------+----------------+--------+-------------+
|
||||
| 0 | 0 | 0.94 (-37.33%) | 30.36 | 0.3 |
|
||||
+---------+------+----------------+--------+-------------+
|
||||
| 0 | 0 | 2.12 | 33.12 | 0.28 |
|
||||
+---------+------+----------------+--------+-------------+
|
||||
| 1 | 0 | 2.08 | 32.56 | 0.3 |
|
||||
+---------+------+----------------+--------+-------------+
|
||||
| 1 | 0 | 2.14 | 21.92 | 0.28 |
|
||||
+---------+------+----------------+--------+-------------+
|
||||
|
||||
.. table:: ``CPU_SUSPEND`` latencies (µs) to power level 0 in
|
||||
parallel (v2.10)
|
||||
|
|
@ -187,20 +182,18 @@ Results
|
|||
| 1 | 0 | 2.04 | 23.1 (+144.70%) | 0.24 |
|
||||
+---------+------+---------------+------------------+----------------+
|
||||
|
||||
.. table:: ``CPU_SUSPEND`` latencies (µs) to power level 0 in serial (v2.9)
|
||||
.. table:: ``CPU_SUSPEND`` latencies (µs) to power level 0 in serial (v2.11)
|
||||
|
||||
+---------------------------------------------------+
|
||||
| test_rt_instr_cpu_susp_serial |
|
||||
+---------+------+-----------+--------+-------------+
|
||||
| Cluster | Core | Powerdown | Wakeup | Cache Flush |
|
||||
+---------+------+-----------+--------+-------------+
|
||||
| 0 | 0 | 1.52 | 9.40 | 0.30 |
|
||||
| 0 | 0 | 1.64 | 21.88 | 0.34 |
|
||||
+---------+------+-----------+--------+-------------+
|
||||
| 0 | 0 | 1.92 | 9.80 | 0.18 |
|
||||
| 0 | 0 | 2.42 | 21.76 | 0.34 |
|
||||
+---------+------+-----------+--------+-------------+
|
||||
| 1 | 0 | 2.20 | 9.60 | 0.14 |
|
||||
| 1 | 0 | 2.02 | 21.14 | 0.32 |
|
||||
+---------+------+-----------+--------+-------------+
|
||||
| 1 | 0 | 1.82 | 9.78 | 0.18 |
|
||||
| 1 | 0 | 2.18 | 22.3 | 0.34 |
|
||||
+---------+------+-----------+--------+-------------+
|
||||
|
||||
.. table:: ``CPU_SUSPEND`` latencies (µs) to power level 0 in serial (v2.10)
|
||||
|
|
@ -223,19 +216,19 @@ Results
|
|||
``CPU_OFF`` on all non-lead CPUs in sequence then, ``CPU_SUSPEND`` on the lead
|
||||
core to the deepest power level.
|
||||
|
||||
.. table:: ``CPU_OFF`` latencies (µs) on all non-lead CPUs (v2.9)
|
||||
.. table:: ``CPU_OFF`` latencies (µs) on all non-lead CPUs (v2.11)
|
||||
|
||||
+---------+------+-----------+--------+-------------+
|
||||
| Cluster | Core | Powerdown | Wakeup | Cache Flush |
|
||||
+---------+------+-----------+--------+-------------+
|
||||
| 0 | 0 | 1.84 | 9.94 | 0.32 |
|
||||
+---------+------+-----------+--------+-------------+
|
||||
| 0 | 0 | 14.20 | 13.10 | 0.50 |
|
||||
+---------+------+-----------+--------+-------------+
|
||||
| 1 | 0 | 13.88 | 12.36 | 0.42 |
|
||||
+---------+------+-----------+--------+-------------+
|
||||
| 1 | 0 | 14.40 | 13.26 | 0.52 |
|
||||
+---------+------+-----------+--------+-------------+
|
||||
+---------+------+-----------+--------+----------------+
|
||||
| Cluster | Core | Powerdown | Wakeup | Cache Flush |
|
||||
+---------+------+-----------+--------+----------------+
|
||||
| 0 | 0 | 1.96 | 22.44 | 0.38 |
|
||||
+---------+------+-----------+--------+----------------+
|
||||
| 0 | 0 | 13.76 | 30.34 | 0.26 |
|
||||
+---------+------+-----------+--------+----------------+
|
||||
| 1 | 0 | 13.46 | 28.28 | 0.24 |
|
||||
+---------+------+-----------+--------+----------------+
|
||||
| 1 | 0 | 13.84 | 30.06 | 0.28 (-60.00%) |
|
||||
+---------+------+-----------+--------+----------------+
|
||||
|
||||
.. table:: ``CPU_OFF`` latencies (µs) on all non-lead CPUs (v2.10)
|
||||
|
||||
|
|
@ -254,21 +247,19 @@ core to the deepest power level.
|
|||
``CPU_VERSION`` in parallel
|
||||
~~~~~~~~~~~~~~~~~~~~~~~~~~~
|
||||
|
||||
.. table:: ``CPU_VERSION`` latency (µs) in parallel on all cores (v2.9)
|
||||
.. table:: ``CPU_VERSION`` latency (µs) in parallel on all cores (v2.11)
|
||||
|
||||
+------------------------------------+
|
||||
| test_rt_instr_psci_version_parallel|
|
||||
+-------------+--------+-------------+
|
||||
| Cluster | Core | Latency |
|
||||
+-------------+--------+-------------+
|
||||
| 0 | 0 | 0.08 |
|
||||
+-------------+--------+-------------+
|
||||
| 0 | 0 | 0.26 |
|
||||
+-------------+--------+-------------+
|
||||
| 1 | 0 | 0.20 |
|
||||
+-------------+--------+-------------+
|
||||
| 1 | 0 | 0.26 |
|
||||
+-------------+--------+-------------+
|
||||
+-------------+--------+--------------+
|
||||
| Cluster | Core | Latency |
|
||||
+-------------+--------+--------------+
|
||||
| 0 | 0 | 0.12 |
|
||||
+-------------+--------+--------------+
|
||||
| 0 | 0 | 0.24 |
|
||||
+-------------+--------+--------------+
|
||||
| 1 | 0 | 0.2 |
|
||||
+-------------+--------+--------------+
|
||||
| 1 | 0 | 0.26 |
|
||||
+-------------+--------+--------------+
|
||||
|
||||
.. table:: ``CPU_VERSION`` latency (µs) in parallel on all cores (v2.10)
|
||||
|
||||
|
|
@ -288,10 +279,10 @@ core to the deepest power level.
|
|||
|
||||
--------------
|
||||
|
||||
*Copyright (c) 2023, Arm Limited. All rights reserved.*
|
||||
*Copyright (c) 2023-2024, Arm Limited. All rights reserved.*
|
||||
|
||||
.. _v2.9-rc0-16-g666aec401: https://review.trustedfirmware.org/plugins/gitiles/TF-A/trusted-firmware-a/+/refs/heads/v2.9-rc0-16-g666aec401
|
||||
.. _v2.9-rc0: https://review.trustedfirmware.org/plugins/gitiles/TF-A/tf-a-tests/+/refs/tags/v2.9-rc0
|
||||
.. _TF-A v2.11-rc0: https://review.trustedfirmware.org/plugins/gitiles/TF-A/trusted-firmware-a/+/refs/tags/v2.11-rc0
|
||||
.. _TFTF v2.11-rc0: https://review.trustedfirmware.org/plugins/gitiles/TF-A/tf-a-tests/+/refs/tags/v2.11-rc0
|
||||
.. _user guide: https://gitlab.arm.com/arm-reference-solutions/arm-reference-solutions-docs/-/blob/master/docs/n1sdp/user-guide.rst
|
||||
.. _Prebuilt Images: https://downloads.trustedfirmware.org/tf-a/css_scp_2.11.0/n1sdp/release/
|
||||
.. _N1SDP: https://developer.arm.com/documentation/101489/latest
|
||||
|
|
|
|||
Loading…
Add table
Reference in a new issue