mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-30 07:39:24 +00:00
feat(intel): clock manager PLL configuration for Agilex5 platform
Read the hand-off data and configure the clock manager main and peripheral PLL and few other misc updates. Change-Id: I3c5cbaf7a677a022ef24b0e679860e6ee195f16a Signed-off-by: Girisha Dengi <girisha.dengi@intel.com> Signed-off-by: Sieu Mun Tang <sieu.mun.tang@intel.com>
This commit is contained in:
Sieu Mun Tang
parent
5d23325e6b
commit
e60bedd5e1
3 changed files with 797 additions and 240 deletions
|
|
@ -145,7 +145,8 @@ void bl2_el3_plat_arch_setup(void)
|
||||||
handoff reverse_handoff_ptr;
|
handoff reverse_handoff_ptr;
|
||||||
unsigned long offset = 0;
|
unsigned long offset = 0;
|
||||||
|
|
||||||
struct cdns_sdmmc_params params = EMMC_INIT_PARAMS((uintptr_t) &cdns_desc, get_mmc_clk());
|
struct cdns_sdmmc_params params = EMMC_INIT_PARAMS((uintptr_t) &cdns_desc,
|
||||||
|
clkmgr_get_rate(CLKMGR_SDMMC_CLK_ID));
|
||||||
|
|
||||||
mmc_info.mmc_dev_type = MMC_DEVICE_TYPE;
|
mmc_info.mmc_dev_type = MMC_DEVICE_TYPE;
|
||||||
mmc_info.ocr_voltage = OCR_3_3_3_4 | OCR_3_2_3_3;
|
mmc_info.ocr_voltage = OCR_3_3_3_4 | OCR_3_2_3_3;
|
||||||
|
|
|
||||||
|
|
@ -11,112 +11,189 @@
|
||||||
#include "socfpga_handoff.h"
|
#include "socfpga_handoff.h"
|
||||||
|
|
||||||
/* Clock Manager Registers */
|
/* Clock Manager Registers */
|
||||||
#define CLKMGR_OFFSET 0x10d10000
|
#define CLKMGR_BASE 0x10D10000
|
||||||
|
#define CLKMGR_CTRL 0x00
|
||||||
#define CLKMGR_CTRL 0x0
|
#define CLKMGR_STAT 0x04
|
||||||
#define CLKMGR_STAT 0x4
|
#define CLKMGR_TESTIOCTROL 0x08
|
||||||
#define CLKMGR_TESTIOCTROL 0x8
|
#define CLKMGR_INTRGEN 0x0C
|
||||||
#define CLKMGR_INTRGEN 0xc
|
|
||||||
#define CLKMGR_INTRMSK 0x10
|
#define CLKMGR_INTRMSK 0x10
|
||||||
#define CLKMGR_INTRCLR 0x14
|
#define CLKMGR_INTRCLR 0x14
|
||||||
#define CLKMGR_INTRSTS 0x18
|
#define CLKMGR_INTRSTS 0x18
|
||||||
#define CLKMGR_INTRSTK 0x1c
|
#define CLKMGR_INTRSTK 0x1C
|
||||||
#define CLKMGR_INTRRAW 0x20
|
#define CLKMGR_INTRRAW 0x20
|
||||||
|
|
||||||
|
/* Clock manager control related macros */
|
||||||
|
#define CLKMGR(_reg) (CLKMGR_BASE + (CLKMGR_##_reg))
|
||||||
|
#define CLKMGR_STAT_MAINPLLLOCKED BIT(8)
|
||||||
|
#define CLKMGR_STAT_PERPLLLOCKED BIT(16)
|
||||||
|
|
||||||
|
#define CLKMGR_INTRCLR_MAINLOCKLOST BIT(2)
|
||||||
|
#define CLKMGR_INTRCLR_PERLOCKLOST BIT(3)
|
||||||
|
|
||||||
|
#define CLKMGR_STAT_ALLPLLLOCKED (CLKMGR_STAT_MAINPLLLOCKED | \
|
||||||
|
CLKMGR_STAT_PERPLLLOCKED)
|
||||||
|
|
||||||
/* Main PLL Group */
|
/* Main PLL Group */
|
||||||
#define CLKMGR_MAINPLL 0x10d10024
|
#define CLKMGR_MAINPLL_BASE 0x10D10024
|
||||||
#define CLKMGR_MAINPLL_EN 0x0
|
#define CLKMGR_MAINPLL_EN 0x00
|
||||||
#define CLKMGR_MAINPLL_ENS 0x4
|
#define CLKMGR_MAINPLL_ENS 0x04
|
||||||
#define CLKMGR_MAINPLL_BYPASS 0xc
|
#define CLKMGR_MAINPLL_ENR 0x08
|
||||||
|
#define CLKMGR_MAINPLL_BYPASS 0x0C
|
||||||
#define CLKMGR_MAINPLL_BYPASSS 0x10
|
#define CLKMGR_MAINPLL_BYPASSS 0x10
|
||||||
#define CLKMGR_MAINPLL_BYPASSR 0x14
|
#define CLKMGR_MAINPLL_BYPASSR 0x14
|
||||||
#define CLKMGR_MAINPLL_NOCCLK 0x1c
|
#define CLKMGR_MAINPLL_NOCCLK 0x1C
|
||||||
#define CLKMGR_MAINPLL_NOCDIV 0x20
|
#define CLKMGR_MAINPLL_NOCDIV 0x20
|
||||||
#define CLKMGR_MAINPLL_PLLGLOB 0x24
|
#define CLKMGR_MAINPLL_PLLGLOB 0x24
|
||||||
#define CLKMGR_MAINPLL_FDBCK 0x28
|
#define CLKMGR_MAINPLL_FDBCK 0x28
|
||||||
#define CLKMGR_MAINPLL_MEM 0x2c
|
#define CLKMGR_MAINPLL_MEM 0x2C
|
||||||
#define CLKMGR_MAINPLL_MEMSTAT 0x30
|
#define CLKMGR_MAINPLL_MEMSTAT 0x30
|
||||||
#define CLKMGR_MAINPLL_VCOCALIB 0x34
|
#define CLKMGR_MAINPLL_VCOCALIB 0x34
|
||||||
#define CLKMGR_MAINPLL_PLLC0 0x38
|
#define CLKMGR_MAINPLL_PLLC0 0x38
|
||||||
#define CLKMGR_MAINPLL_PLLC1 0x3c
|
#define CLKMGR_MAINPLL_PLLC1 0x3C
|
||||||
#define CLKMGR_MAINPLL_PLLC2 0x40
|
#define CLKMGR_MAINPLL_PLLC2 0x40
|
||||||
#define CLKMGR_MAINPLL_PLLC3 0x44
|
#define CLKMGR_MAINPLL_PLLC3 0x44
|
||||||
#define CLKMGR_MAINPLL_PLLM 0x48
|
#define CLKMGR_MAINPLL_PLLM 0x48
|
||||||
#define CLKMGR_MAINPLL_FHOP 0x4c
|
#define CLKMGR_MAINPLL_FHOP 0x4C
|
||||||
#define CLKMGR_MAINPLL_SSC 0x50
|
#define CLKMGR_MAINPLL_SSC 0x50
|
||||||
#define CLKMGR_MAINPLL_LOSTLOCK 0x54
|
#define CLKMGR_MAINPLL_LOSTLOCK 0x54
|
||||||
|
|
||||||
|
#define CLKMGR_MAINPLL(_reg) (CLKMGR_MAINPLL_BASE + \
|
||||||
|
(CLKMGR_MAINPLL_##_reg))
|
||||||
|
|
||||||
|
#define CLKMGR_XPLL_LOSTLOCK_BYPASSCLEAR BIT(0)
|
||||||
|
#define CLKMGR_XPLLGLOB_CLR_LOSTLOCK_BYPASS BIT(29)
|
||||||
|
|
||||||
/* Peripheral PLL Group */
|
/* Peripheral PLL Group */
|
||||||
#define CLKMGR_PERPLL 0x10d1007c
|
#define CLKMGR_PERPLL_BASE 0x10D1007C
|
||||||
#define CLKMGR_PERPLL_EN 0x0
|
#define CLKMGR_PERPLL_EN 0x00
|
||||||
#define CLKMGR_PERPLL_ENS 0x4
|
#define CLKMGR_PERPLL_ENS 0x04
|
||||||
#define CLKMGR_PERPLL_BYPASS 0xc
|
#define CLKMGR_PERPLL_ENR 0x08
|
||||||
|
#define CLKMGR_PERPLL_BYPASS 0x0C
|
||||||
|
#define CLKMGR_PERPLL_BYPASSS 0x10
|
||||||
|
#define CLKMGR_PERPLL_BYPASSR 0x14
|
||||||
#define CLKMGR_PERPLL_EMACCTL 0x18
|
#define CLKMGR_PERPLL_EMACCTL 0x18
|
||||||
#define CLKMGR_PERPLL_GPIODIV 0x1c
|
#define CLKMGR_PERPLL_GPIODIV 0x1C
|
||||||
#define CLKMGR_PERPLL_PLLGLOB 0x20
|
#define CLKMGR_PERPLL_PLLGLOB 0x20
|
||||||
#define CLKMGR_PERPLL_FDBCK 0x24
|
#define CLKMGR_PERPLL_FDBCK 0x24
|
||||||
#define CLKMGR_PERPLL_MEM 0x28
|
#define CLKMGR_PERPLL_MEM 0x28
|
||||||
#define CLKMGR_PERPLL_MEMSTAT 0x2c
|
#define CLKMGR_PERPLL_MEMSTAT 0x2C
|
||||||
#define CLKMGR_PERPLL_PLLC0 0x30
|
#define CLKMGR_PERPLL_VCOCALIB 0x30
|
||||||
#define CLKMGR_PERPLL_PLLC1 0x34
|
#define CLKMGR_PERPLL_PLLC0 0x34
|
||||||
#define CLKMGR_PERPLL_VCOCALIB 0x38
|
#define CLKMGR_PERPLL_PLLC1 0x38
|
||||||
#define CLKMGR_PERPLL_PLLC2 0x3c
|
#define CLKMGR_PERPLL_PLLC2 0x3C
|
||||||
#define CLKMGR_PERPLL_PLLC3 0x40
|
#define CLKMGR_PERPLL_PLLC3 0x40
|
||||||
#define CLKMGR_PERPLL_PLLM 0x44
|
#define CLKMGR_PERPLL_PLLM 0x44
|
||||||
|
#define CLKMGR_PERPLL_FHOP 0x48
|
||||||
|
#define CLKMGR_PERPLL_SSC 0x4C
|
||||||
#define CLKMGR_PERPLL_LOSTLOCK 0x50
|
#define CLKMGR_PERPLL_LOSTLOCK 0x50
|
||||||
|
|
||||||
|
#define CLKMGR_PERPLL(_reg) (CLKMGR_PERPLL_BASE + \
|
||||||
|
(CLKMGR_PERPLL_##_reg))
|
||||||
|
|
||||||
/* Altera Group */
|
/* Altera Group */
|
||||||
#define CLKMGR_ALTERA 0x10d100d0
|
#define CLKMGR_ALTERA_BASE 0x10D100D0
|
||||||
#define CLKMGR_ALTERA_JTAG 0x0
|
#define CLKMGR_ALTERA_JTAG 0x00
|
||||||
#define CLKMGR_ALTERA_EMACACTR 0x4
|
#define CLKMGR_ALTERA_EMACACTR 0x04
|
||||||
#define CLKMGR_ALTERA_EMACBCTR 0x8
|
#define CLKMGR_ALTERA_EMACBCTR 0x08
|
||||||
#define CLKMGR_ALTERA_EMACPTPCTR 0xc
|
#define CLKMGR_ALTERA_EMACPTPCTR 0x0C
|
||||||
#define CLKMGR_ALTERA_GPIODBCTR 0x10
|
#define CLKMGR_ALTERA_GPIODBCTR 0x10
|
||||||
#define CLKMGR_ALTERA_S2FUSER0CTR 0x18
|
#define CLKMGR_ALTERA_S2FUSER0CTR 0x18
|
||||||
#define CLKMGR_ALTERA_S2FUSER1CTR 0x1c
|
#define CLKMGR_ALTERA_S2FUSER1CTR 0x1C
|
||||||
#define CLKMGR_ALTERA_PSIREFCTR 0x20
|
#define CLKMGR_ALTERA_PSIREFCTR 0x20
|
||||||
#define CLKMGR_ALTERA_EXTCNTRST 0x24
|
#define CLKMGR_ALTERA_EXTCNTRST 0x24
|
||||||
#define CLKMGR_ALTERA_USB31CTR 0x28
|
#define CLKMGR_ALTERA_USB31CTR 0x28
|
||||||
#define CLKMGR_ALTERA_DSUCTR 0x2c
|
#define CLKMGR_ALTERA_DSUCTR 0x2C
|
||||||
#define CLKMGR_ALTERA_CORE01CTR 0x30
|
#define CLKMGR_ALTERA_CORE01CTR 0x30
|
||||||
#define CLKMGR_ALTERA_CORE23CTR 0x34
|
#define CLKMGR_ALTERA_CORE23CTR 0x34
|
||||||
#define CLKMGR_ALTERA_CORE2CTR 0x38
|
#define CLKMGR_ALTERA_CORE2CTR 0x38
|
||||||
#define CLKMGR_ALTERA_CORE3CTR 0x3c
|
#define CLKMGR_ALTERA_CORE3CTR 0x3C
|
||||||
|
#define CLKMGR_ALTERA_SERIAL_CON_PLL_CTR 0x40
|
||||||
|
|
||||||
/* Membus */
|
#define CLKMGR_ALTERA(_reg) (CLKMGR_ALTERA_BASE + \
|
||||||
|
(CLKMGR_ALTERA_##_reg))
|
||||||
|
|
||||||
|
#define CLKMGR_ALTERA_EXTCNTRST_EMACACNTRST BIT(0)
|
||||||
|
#define CLKMGR_ALTERA_EXTCNTRST_EMACBCNTRST BIT(1)
|
||||||
|
#define CLKMGR_ALTERA_EXTCNTRST_EMACPTPCNTRST BIT(2)
|
||||||
|
#define CLKMGR_ALTERA_EXTCNTRST_GPIODBCNTRST BIT(3)
|
||||||
|
#define CLKMGR_ALTERA_EXTCNTRST_S2FUSER0CNTRST BIT(5)
|
||||||
|
#define CLKMGR_ALTERA_EXTCNTRST_S2FUSER1CNTRST BIT(6)
|
||||||
|
#define CLKMGR_ALTERA_EXTCNTRST_PSIREFCNTRST BIT(7)
|
||||||
|
#define CLKMGR_ALTERA_EXTCNTRST_USB31REFCNTRST BIT(8)
|
||||||
|
#define CLKMGR_ALTERA_EXTCNTRST_DSUCNTRST BIT(10)
|
||||||
|
#define CLKMGR_ALTERA_EXTCNTRST_CORE01CNTRST BIT(11)
|
||||||
|
#define CLKMGR_ALTERA_EXTCNTRST_CORE2CNTRST BIT(12)
|
||||||
|
#define CLKMGR_ALTERA_EXTCNTRST_CORE3CNTRST BIT(13)
|
||||||
|
|
||||||
|
#define CLKMGR_ALTERA_EXTCNTRST_ALLCNTRST \
|
||||||
|
(CLKMGR_ALTERA_EXTCNTRST_EMACACNTRST | \
|
||||||
|
CLKMGR_ALTERA_EXTCNTRST_EMACBCNTRST | \
|
||||||
|
CLKMGR_ALTERA_EXTCNTRST_EMACPTPCNTRST | \
|
||||||
|
CLKMGR_ALTERA_EXTCNTRST_GPIODBCNTRST | \
|
||||||
|
CLKMGR_ALTERA_EXTCNTRST_S2FUSER0CNTRST |\
|
||||||
|
CLKMGR_ALTERA_EXTCNTRST_S2FUSER1CNTRST |\
|
||||||
|
CLKMGR_ALTERA_EXTCNTRST_PSIREFCNTRST | \
|
||||||
|
CLKMGR_ALTERA_EXTCNTRST_USB31REFCNTRST |\
|
||||||
|
CLKMGR_ALTERA_EXTCNTRST_DSUCNTRST | \
|
||||||
|
CLKMGR_ALTERA_EXTCNTRST_CORE01CNTRST | \
|
||||||
|
CLKMGR_ALTERA_EXTCNTRST_CORE2CNTRST | \
|
||||||
|
CLKMGR_ALTERA_EXTCNTRST_CORE3CNTRST)
|
||||||
|
|
||||||
|
#define CLKMGR_ALTERA_CORE0 0
|
||||||
|
#define CLKMGR_ALTERA_CORE1 1
|
||||||
|
#define CLKMGR_ALTERA_CORE2 2
|
||||||
|
#define CLKMGR_ALTERA_CORE3 3
|
||||||
|
|
||||||
|
/* PLL membus configuration macros */
|
||||||
#define CLKMGR_MEM_REQ BIT(24)
|
#define CLKMGR_MEM_REQ BIT(24)
|
||||||
#define CLKMGR_MEM_WR BIT(25)
|
#define CLKMGR_MEM_WR BIT(25)
|
||||||
#define CLKMGR_MEM_ERR BIT(26)
|
#define CLKMGR_MEM_ERR BIT(26)
|
||||||
#define CLKMGR_MEM_WDAT_OFFSET 16
|
#define CLKMGR_MEM_WDAT_OFFSET 16
|
||||||
#define CLKMGR_MEM_ADDR 0x4027
|
#define CLKMGR_MEM_ADDR_MASK GENMASK(15, 0)
|
||||||
#define CLKMGR_MEM_WDAT 0x80
|
#define CLKMGR_MEM_ADDR_START 0x00004000
|
||||||
|
#define CLKMGR_PLLCFG_SRC_SYNC_MODE 0x27
|
||||||
|
#define CLKMGR_PLLCFG_OVRSHOOT_FREQ_LOCK 0xB3
|
||||||
|
#define CLKMGR_PLLCFG_LOCK_SETTLE_TIME 0xE6
|
||||||
|
#define CLKMGR_PLLCFG_DUTYCYCLE_CLKSLICE0 0x03
|
||||||
|
#define CLKMGR_PLLCFG_DUTYCYCLE_CLKSLICE1 0x07
|
||||||
|
|
||||||
/* Clock Manager Macros */
|
/* Clock Manager Macros */
|
||||||
#define CLKMGR_CTRL_BOOTMODE_SET_MSK 0x00000001
|
#define CLKMGR_CTRL_BOOTMODE_SET_MSK 0x00000001
|
||||||
#define CLKMGR_STAT_BUSY_E_BUSY 0x1
|
#define CLKMGR_STAT_BUSY_E_BUSY 0x1
|
||||||
#define CLKMGR_STAT_BUSY(x) (((x) & 0x00000001) >> 0)
|
#define CLKMGR_STAT_BUSY(x) (((x) & 0x00000001) >> 0)
|
||||||
#define CLKMGR_STAT_MAINPLLLOCKED(x) (((x) & 0x00000100) >> 8)
|
|
||||||
#define CLKMGR_STAT_PERPLLLOCKED(x) (((x) & 0x00010000) >> 16)
|
|
||||||
#define CLKMGR_INTRCLR_MAINLOCKLOST_SET_MSK 0x00000004
|
#define CLKMGR_INTRCLR_MAINLOCKLOST_SET_MSK 0x00000004
|
||||||
#define CLKMGR_INTRCLR_PERLOCKLOST_SET_MSK 0x00000008
|
#define CLKMGR_INTRCLR_PERLOCKLOST_SET_MSK 0x00000008
|
||||||
#define CLKMGR_INTOSC_HZ 460000000
|
#define CLKMGR_INTOSC_HZ 460000000
|
||||||
|
#define CLKMGR_CTRL_BOOTMODE BIT(0)
|
||||||
|
#define CLKMGR_STAT_MAINPLL_LOCKED BIT(8)
|
||||||
|
#define CLKMGR_STAT_MAIN_TRANS BIT(9)
|
||||||
|
#define CLKMGR_STAT_PERPLL_LOCKED BIT(16)
|
||||||
|
#define CLKMGR_STAT_PERF_TRANS BIT(17)
|
||||||
|
#define CLKMGR_STAT_BOOTMODE BIT(24)
|
||||||
|
#define CLKMGR_STAT_BOOTCLKSRC BIT(25)
|
||||||
|
|
||||||
|
#define CLKMGR_STAT_ALLPLL_LOCKED_MASK (CLKMGR_STAT_MAINPLL_LOCKED | \
|
||||||
|
CLKMGR_STAT_PERPLL_LOCKED)
|
||||||
/* Main PLL Macros */
|
/* Main PLL Macros */
|
||||||
#define CLKMGR_MAINPLL_EN_RESET 0x0000005e
|
#define CLKMGR_MAINPLL_EN_RESET 0x0000005E
|
||||||
#define CLKMGR_MAINPLL_ENS_RESET 0x0000005e
|
#define CLKMGR_MAINPLL_ENS_RESET 0x0000005E
|
||||||
|
#define CLKMGR_MAINPLL_PLLGLOB_PD_N BIT(0)
|
||||||
/* Peripheral PLL Macros */
|
#define CLKMGR_MAINPLL_PLLGLOB_RST_N BIT(1)
|
||||||
#define CLKMGR_PERPLL_EN_RESET 0x040007FF
|
#define CLKMGR_MAINPLL_PLLCX_EN BIT(27)
|
||||||
#define CLKMGR_PERPLL_ENS_RESET 0x040007FF
|
#define CLKMGR_MAINPLL_PLLCX_MUTE BIT(28)
|
||||||
|
|
||||||
#define CLKMGR_PERPLL_EN_SDMMCCLK BIT(5)
|
#define CLKMGR_PERPLL_EN_SDMMCCLK BIT(5)
|
||||||
#define CLKMGR_PERPLL_GPIODIV_GPIODBCLK_SET(x) (((x) << 0) & 0x0000ffff)
|
#define CLKMGR_PERPLL_GPIODIV_GPIODBCLK_SET(x) (((x) << 0) & 0x0000FFFF)
|
||||||
|
#define CLKMGR_PERPLL_PLLGLOB_PD_N BIT(0)
|
||||||
|
#define CLKMGR_PERPLL_PLLGLOB_RST_N BIT(1)
|
||||||
|
#define CLKMGR_PERPLL_PLLCX_EN BIT(27)
|
||||||
|
#define CLKMGR_PERPLL_PLLCX_MUTE BIT(28)
|
||||||
|
|
||||||
/* Altera Macros */
|
/* Altera Macros */
|
||||||
#define CLKMGR_ALTERA_EXTCNTRST_RESET 0xff
|
#define CLKMGR_ALTERA_EXTCNTRST_RESET 0xFF
|
||||||
|
|
||||||
/* Shared Macros */
|
/* Shared Macros */
|
||||||
#define CLKMGR_PSRC(x) (((x) & 0x00030000) >> 16)
|
#define CLKMGR_PLLGLOB_PSRC(x) (((x) & 0x00030000) >> 16)
|
||||||
#define CLKMGR_PSRC_MAIN 0
|
#define CLKMGR_PSRC_MAIN 0
|
||||||
#define CLKMGR_PSRC_PER 1
|
#define CLKMGR_PSRC_PER 1
|
||||||
|
|
||||||
|
|
@ -124,28 +201,114 @@
|
||||||
#define CLKMGR_PLLGLOB_PSRC_INTOSC 0x1
|
#define CLKMGR_PLLGLOB_PSRC_INTOSC 0x1
|
||||||
#define CLKMGR_PLLGLOB_PSRC_F2S 0x2
|
#define CLKMGR_PLLGLOB_PSRC_F2S 0x2
|
||||||
|
|
||||||
#define CLKMGR_PLLM_MDIV(x) ((x) & 0x000003ff)
|
#define CLKMGR_PLLM_MDIV(x) ((x) & 0x000003FF)
|
||||||
#define CLKMGR_PLLGLOB_PD_SET_MSK 0x00000001
|
#define CLKMGR_PLLGLOB_PD_SET_MSK 0x00000001
|
||||||
#define CLKMGR_PLLGLOB_RST_SET_MSK 0x00000002
|
#define CLKMGR_PLLGLOB_RST_SET_MSK 0x00000002
|
||||||
|
|
||||||
#define CLKMGR_PLLGLOB_REFCLKDIV(x) (((x) & 0x00003f00) >> 8)
|
#define CLKMGR_PLLGLOB_REFCLKDIV(x) (((x) & 0x00003F00) >> 8)
|
||||||
#define CLKMGR_PLLGLOB_AREFCLKDIV(x) (((x) & 0x00000f00) >> 8)
|
#define CLKMGR_PLLGLOB_AREFCLKDIV(x) (((x) & 0x00000F00) >> 8)
|
||||||
#define CLKMGR_PLLGLOB_DREFCLKDIV(x) (((x) & 0x00003000) >> 12)
|
#define CLKMGR_PLLGLOB_DREFCLKDIV(x) (((x) & 0x00003000) >> 12)
|
||||||
|
|
||||||
#define CLKMGR_VCOCALIB_HSCNT_SET(x) (((x) << 0) & 0x000003ff)
|
#define CLKMGR_VCOCALIB_HSCNT_SET(x) (((x) << 0) & 0x000003FF)
|
||||||
#define CLKMGR_VCOCALIB_MSCNT_SET(x) (((x) << 16) & 0x00ff0000)
|
#define CLKMGR_VCOCALIB_MSCNT_SET(x) (((x) << 16) & 0x00FF0000)
|
||||||
|
|
||||||
#define CLKMGR_CLR_LOSTLOCK_BYPASS 0x20000000
|
#define CLKMGR_CLR_LOSTLOCK_BYPASS 0x20000000
|
||||||
|
|
||||||
typedef struct {
|
#define CLKMGR_CLKSRC_MASK GENMASK(18, 16)
|
||||||
uint32_t clk_freq_of_eosc1;
|
#define CLKMGR_CLKSRC_OFFSET 16
|
||||||
uint32_t clk_freq_of_f2h_free;
|
#define CLKMGR_CLKSRC_MAIN 0
|
||||||
uint32_t clk_freq_of_cb_intosc_ls;
|
#define CLKMGR_CLKSRC_PER 1
|
||||||
} CLOCK_SOURCE_CONFIG;
|
#define CLKMGR_CLKSRC_OSC1 2
|
||||||
|
#define CLKMGR_CLKSRC_INTOSC 3
|
||||||
|
#define CLKMGR_CLKSRC_FPGA 4
|
||||||
|
#define CLKMGR_PLLCX_DIV_MSK GENMASK(10, 0)
|
||||||
|
|
||||||
|
#define GET_CLKMGR_CLKSRC(x) (((x) & CLKMGR_CLKSRC_MASK) >> \
|
||||||
|
CLKMGR_CLKSRC_OFFSET)
|
||||||
|
|
||||||
|
#define CLKMGR_MAINPLL_NOCDIV_L4MP_MASK GENMASK(5, 4)
|
||||||
|
#define CLKMGR_MAINPLL_NOCDIV_L4MP_OFFSET 4
|
||||||
|
#define GET_CLKMGR_MAINPLL_NOCDIV_L4MP(x) (((x) & CLKMGR_MAINPLL_NOCDIV_L4MP_MASK) >> \
|
||||||
|
CLKMGR_MAINPLL_NOCDIV_L4MP_OFFSET)
|
||||||
|
|
||||||
|
#define CLKMGR_MAINPLL_NOCDIV_L4SP_MASK GENMASK(7, 6)
|
||||||
|
#define CLKMGR_MAINPLL_NOCDIV_L4SP_OFFSET 6
|
||||||
|
#define GET_CLKMGR_MAINPLL_NOCDIV_L4SP(x) (((x) & CLKMGR_MAINPLL_NOCDIV_L4SP_MASK) >> \
|
||||||
|
CLKMGR_MAINPLL_NOCDIV_L4SP_OFFSET)
|
||||||
|
|
||||||
|
#define CLKMGR_MAINPLL_NOCDIV_SPHY_MASK GENMASK(17, 16)
|
||||||
|
#define CLKMGR_MAINPLL_NOCDIV_SPHY_OFFSET 16
|
||||||
|
#define GET_CLKMGR_MAINPLL_NOCDIV_SPHY(x) (((x) & CLKMGR_MAINPLL_NOCDIV_SPHY_MASK) >> \
|
||||||
|
CLKMGR_MAINPLL_NOCDIV_SPHY_OFFSET)
|
||||||
|
|
||||||
|
|
||||||
|
#define CLKMGR_MAINPLL_NOCDIV_L4SYSFREE_MASK GENMASK(3, 2)
|
||||||
|
#define CLKMGR_MAINPLL_NOCDIV_L4SYSFREE_OFFSET 2
|
||||||
|
#define GET_CLKMGR_MAINPLL_NOCDIV_L4SYSFREE(x) (((x) & CLKMGR_MAINPLL_NOCDIV_L4SYSFREE_MASK) >> \
|
||||||
|
CLKMGR_MAINPLL_NOCDIV_L4SYSFREE_OFFSET)
|
||||||
|
|
||||||
|
#define CLKMGR_PERPLL_EMAC0_CLK_SRC_MASK BIT(26)
|
||||||
|
#define CLKMGR_PERPLL_EMAC0_CLK_SRC_OFFSET 26
|
||||||
|
#define GET_CLKMGR_PERPLL_EMAC0_CLK_SRC(x) (((x) & CLKMGR_PERPLL_EMAC0_CLK_SRC_MASK) >> \
|
||||||
|
CLKMGR_PERPLL_EMAC0_CLK_SRC_OFFSET)
|
||||||
|
|
||||||
|
#define CLKMGR_ALTERA_EMACACTR_CLK_SRC_MASK GENMASK(18, 16)
|
||||||
|
#define CLKMGR_ALTERA_EMACACTR_CLK_SRC_OFFSET 16
|
||||||
|
#define GET_CLKMGR_EMACACTR_CLK_SRC(x) (((x) & CLKMGR_ALTERA_EMACACTR_CLK_SRC_MASK) >> \
|
||||||
|
CLKMGR_ALTERA_EMACACTR_CLK_SRC_OFFSET)
|
||||||
|
|
||||||
|
#define CLKMGR_MPU_CLK_ID 0
|
||||||
|
#define CLKMGR_MPU_PERIPH_CLK_ID 1
|
||||||
|
#define CLKMGR_L4_MAIN_CLK_ID 2
|
||||||
|
#define CLKMGR_L4_MP_CLK_ID 3
|
||||||
|
#define CLKMGR_L4_SP_CLK_ID 4
|
||||||
|
#define CLKMGR_WDT_CLK_ID 5
|
||||||
|
#define CLKMGR_UART_CLK_ID 6
|
||||||
|
#define CLKMGR_EMAC0_CLK_ID 7
|
||||||
|
#define CLKMGR_EMAC1_CLK_ID 8
|
||||||
|
#define CLKMGR_EMAC2_CLK_ID 9
|
||||||
|
#define CLKMGR_EMAC_PTP_CLK_ID 10
|
||||||
|
#define CLKMGR_SDMMC_CLK_ID 11
|
||||||
|
|
||||||
|
#define CLKMGR_MAINPLL_BYPASS_ALL (0xF6)
|
||||||
|
#define CLKMGR_PERPLL_BYPASS_ALL (0xEF)
|
||||||
|
#define CLKMGR_PLLCX_STAT BIT(29)
|
||||||
|
#define GET_PLLCX_STAT(x) ((x) & CLKMGR_PLLCX_STAT)
|
||||||
|
|
||||||
|
#define CLKMGR_MAINPLL_TYPE (0)
|
||||||
|
#define CLKMGR_PERPLL_TYPE (1)
|
||||||
|
|
||||||
|
#define CLKMGR_MAX_RETRY_COUNT 1000
|
||||||
|
|
||||||
|
#define CLKMGR_PLLM_MDIV_MASK GENMASK(9, 0)
|
||||||
|
#define CLKMGR_PLLGLOB_PD_MASK BIT(0)
|
||||||
|
#define CLKMGR_PLLGLOB_RST_MASK BIT(1)
|
||||||
|
#define CLKMGR_PLLGLOB_AREFCLKDIV_MASK GENMASK(11, 8)
|
||||||
|
#define CLKMGR_PLLGLOB_DREFCLKDIV_MASK GENMASK(13, 12)
|
||||||
|
#define CLKMGR_PLLGLOB_REFCLKDIV_MASK GENMASK(13, 8)
|
||||||
|
#define CLKMGR_PLLGLOB_MODCLKDIV_MASK GENMASK(24, 27)
|
||||||
|
#define CLKMGR_PLLGLOB_AREFCLKDIV_OFFSET 8
|
||||||
|
#define CLKMGR_PLLGLOB_DREFCLKDIV_OFFSET 12
|
||||||
|
#define CLKMGR_PLLGLOB_REFCLKDIV_OFFSET 8
|
||||||
|
#define CLKMGR_PLLGLOB_MODCLKDIV_OFFSET 24
|
||||||
|
#define CLKMGR_PLLGLOB_VCO_PSRC_MASK GENMASK(17, 16)
|
||||||
|
#define CLKMGR_PLLGLOB_VCO_PSRC_OFFSET 16
|
||||||
|
#define CLKMGR_PLLGLOB_CLR_LOSTLOCK_BYPASS_MASK BIT(29)
|
||||||
|
|
||||||
|
#define CLKMGR_VCOCALIB_MSCNT_MASK GENMASK(23, 16)
|
||||||
|
#define CLKMGR_VCOCALIB_MSCNT_OFFSET 16
|
||||||
|
#define CLKMGR_VCOCALIB_HSCNT_MASK GENMASK(9, 0)
|
||||||
|
#define CLKMGR_VCOCALIB_MSCNT_CONST 100
|
||||||
|
#define CLKMGR_VCOCALIB_HSCNT_CONST 4
|
||||||
|
|
||||||
int config_clkmgr_handoff(handoff *hoff_ptr);
|
int config_clkmgr_handoff(handoff *hoff_ptr);
|
||||||
uint32_t get_wdt_clk(void);
|
uint32_t clkmgr_get_rate(uint32_t clk_id);
|
||||||
uint32_t get_uart_clk(void);
|
|
||||||
uint32_t get_mmc_clk(void);
|
/* PLL configuration data structure in power-down state */
|
||||||
|
typedef struct pll_cfg {
|
||||||
|
uint32_t addr;
|
||||||
|
uint32_t data;
|
||||||
|
uint32_t mask;
|
||||||
|
} pll_cfg_t;
|
||||||
|
|
||||||
#endif
|
#endif
|
||||||
|
|
|
||||||
|
|
@ -14,246 +14,639 @@
|
||||||
|
|
||||||
#include "agilex5_clock_manager.h"
|
#include "agilex5_clock_manager.h"
|
||||||
#include "agilex5_system_manager.h"
|
#include "agilex5_system_manager.h"
|
||||||
#include "socfpga_handoff.h"
|
|
||||||
#include "socfpga_system_manager.h"
|
#include "socfpga_system_manager.h"
|
||||||
|
|
||||||
uint32_t wait_pll_lock(void)
|
/* Main and Peripheral PLL configurations in Power Down(PD) state. */
|
||||||
|
static const pll_cfg_t pll_cfg_set[] = {
|
||||||
|
{
|
||||||
|
/* Enable source synchronous mode */
|
||||||
|
CLKMGR_PLLCFG_SRC_SYNC_MODE,
|
||||||
|
BIT(7),
|
||||||
|
BIT(7)
|
||||||
|
},
|
||||||
|
{
|
||||||
|
/* Limit the PLL overshoot frequency during lock */
|
||||||
|
CLKMGR_PLLCFG_OVRSHOOT_FREQ_LOCK,
|
||||||
|
BIT(0),
|
||||||
|
BIT(0)
|
||||||
|
},
|
||||||
|
{
|
||||||
|
/* To give the PLL more time to settle before lock is asserted */
|
||||||
|
CLKMGR_PLLCFG_LOCK_SETTLE_TIME,
|
||||||
|
BIT(0),
|
||||||
|
BIT(0)
|
||||||
|
},
|
||||||
|
{
|
||||||
|
/* To set the PLL centering duty cycle for clock slice 0 */
|
||||||
|
CLKMGR_PLLCFG_DUTYCYCLE_CLKSLICE0,
|
||||||
|
0x4A,
|
||||||
|
GENMASK(6, 0)
|
||||||
|
},
|
||||||
|
{
|
||||||
|
/* To set the PLL centering duty cycle for clock slice 1 */
|
||||||
|
CLKMGR_PLLCFG_DUTYCYCLE_CLKSLICE1,
|
||||||
|
0x4A,
|
||||||
|
GENMASK(6, 0)
|
||||||
|
},
|
||||||
|
};
|
||||||
|
|
||||||
|
static int wait_pll_lock(uint32_t mask)
|
||||||
{
|
{
|
||||||
uint32_t data;
|
uint32_t data;
|
||||||
uint32_t count = 0;
|
uint32_t count = 0;
|
||||||
|
uint32_t retry = 0U;
|
||||||
|
|
||||||
do {
|
do {
|
||||||
data = mmio_read_32(CLKMGR_OFFSET + CLKMGR_STAT);
|
/* return time out */
|
||||||
count++;
|
if (count >= CLKMGR_MAX_RETRY_COUNT) {
|
||||||
if (count >= 1000)
|
ERROR("CLKMGR: Timed out to satisfy the PLL mask\n");
|
||||||
return -ETIMEDOUT;
|
return -ETIMEDOUT;
|
||||||
|
}
|
||||||
|
|
||||||
|
data = mmio_read_32(CLKMGR(STAT)) & mask;
|
||||||
|
/* wait for stable lock, make sure it is stable for these counts */
|
||||||
|
if (data == mask) {
|
||||||
|
retry++;
|
||||||
|
} else {
|
||||||
|
retry = 0U;
|
||||||
|
}
|
||||||
|
|
||||||
|
/* we are good now, break */
|
||||||
|
if (retry >= 5U) {
|
||||||
|
break;
|
||||||
|
}
|
||||||
|
|
||||||
|
count++;
|
||||||
|
} while (1);
|
||||||
|
|
||||||
} while ((CLKMGR_STAT_MAINPLLLOCKED(data) == 0) ||
|
|
||||||
(CLKMGR_STAT_PERPLLLOCKED(data) == 0));
|
|
||||||
return 0;
|
return 0;
|
||||||
}
|
}
|
||||||
|
|
||||||
uint32_t wait_fsm(void)
|
static int wait_fsm(void)
|
||||||
{
|
{
|
||||||
uint32_t data;
|
uint32_t data;
|
||||||
uint32_t count = 0;
|
uint32_t count = 0;
|
||||||
|
|
||||||
do {
|
do {
|
||||||
data = mmio_read_32(CLKMGR_OFFSET + CLKMGR_STAT);
|
data = mmio_read_32(CLKMGR(STAT));
|
||||||
count++;
|
count++;
|
||||||
if (count >= 1000)
|
if (count >= CLKMGR_MAX_RETRY_COUNT) {
|
||||||
|
ERROR("CLKMGR: Timed out on fsm state\n");
|
||||||
return -ETIMEDOUT;
|
return -ETIMEDOUT;
|
||||||
|
}
|
||||||
} while (CLKMGR_STAT_BUSY(data) == CLKMGR_STAT_BUSY_E_BUSY);
|
} while (CLKMGR_STAT_BUSY(data) == CLKMGR_STAT_BUSY_E_BUSY);
|
||||||
|
|
||||||
return 0;
|
return 0;
|
||||||
}
|
}
|
||||||
|
|
||||||
uint32_t pll_source_sync_config(uint32_t pll_mem_offset, uint32_t data)
|
static uint32_t calc_pll_vcocalibration(uint32_t pllm, uint32_t pllglob)
|
||||||
{
|
{
|
||||||
uint32_t val = 0;
|
uint32_t mdiv, refclkdiv, drefclkdiv, mscnt, hscnt, vcocalib;
|
||||||
uint32_t count = 0;
|
|
||||||
uint32_t req_status = 0;
|
|
||||||
|
|
||||||
val = (CLKMGR_MEM_WR | CLKMGR_MEM_REQ |
|
mdiv = pllm & CLKMGR_PLLM_MDIV_MASK;
|
||||||
(data << CLKMGR_MEM_WDAT_OFFSET) | CLKMGR_MEM_ADDR);
|
drefclkdiv = ((pllglob & CLKMGR_PLLGLOB_DREFCLKDIV_MASK) >>
|
||||||
mmio_write_32(pll_mem_offset, val);
|
CLKMGR_PLLGLOB_DREFCLKDIV_OFFSET);
|
||||||
|
refclkdiv = ((pllglob & CLKMGR_PLLGLOB_REFCLKDIV_MASK) >>
|
||||||
|
CLKMGR_PLLGLOB_REFCLKDIV_OFFSET);
|
||||||
|
mscnt = CLKMGR_VCOCALIB_MSCNT_CONST / (mdiv * BIT(drefclkdiv));
|
||||||
|
if (mscnt == 0) {
|
||||||
|
mscnt = 1;
|
||||||
|
}
|
||||||
|
|
||||||
do {
|
hscnt = (mdiv * mscnt * BIT(drefclkdiv) / refclkdiv) -
|
||||||
req_status = mmio_read_32(pll_mem_offset);
|
CLKMGR_VCOCALIB_HSCNT_CONST;
|
||||||
|
|
||||||
|
vcocalib = (hscnt & CLKMGR_VCOCALIB_HSCNT_MASK) |
|
||||||
|
((mscnt << CLKMGR_VCOCALIB_MSCNT_OFFSET) &
|
||||||
|
CLKMGR_VCOCALIB_MSCNT_MASK);
|
||||||
|
|
||||||
|
return vcocalib;
|
||||||
|
}
|
||||||
|
|
||||||
|
static int pll_source_sync_wait(uint32_t pll_type, int retry_count)
|
||||||
|
{
|
||||||
|
int count = 0;
|
||||||
|
uint32_t req_status;
|
||||||
|
|
||||||
|
if ((pll_type == CLKMGR_MAINPLL_TYPE) != 0) {
|
||||||
|
req_status = mmio_read_32(CLKMGR_MAINPLL(MEM));
|
||||||
|
} else {
|
||||||
|
req_status = mmio_read_32(CLKMGR_PERPLL(MEM));
|
||||||
|
}
|
||||||
|
|
||||||
|
/* Check for error bit set */
|
||||||
|
if ((req_status & CLKMGR_MEM_ERR) != 0) {
|
||||||
|
INFO("CLKMGR: %s: Memory Error Status Signal Assert\n", __func__);
|
||||||
|
}
|
||||||
|
|
||||||
|
while ((count < retry_count) && (req_status & CLKMGR_MEM_REQ)) {
|
||||||
|
if (pll_type == CLKMGR_MAINPLL_TYPE)
|
||||||
|
req_status = mmio_read_32(CLKMGR_MAINPLL(MEM));
|
||||||
|
else
|
||||||
|
req_status = mmio_read_32(CLKMGR_PERPLL(MEM));
|
||||||
count++;
|
count++;
|
||||||
} while ((req_status & CLKMGR_MEM_REQ) && (count < 10));
|
}
|
||||||
|
|
||||||
if (count >= 10)
|
if (count >= retry_count) {
|
||||||
|
ERROR("CLKMGR: %s: timeout with pll_type %d\n", __func__, pll_type);
|
||||||
return -ETIMEDOUT;
|
return -ETIMEDOUT;
|
||||||
|
}
|
||||||
|
|
||||||
return 0;
|
return 0;
|
||||||
}
|
}
|
||||||
|
|
||||||
uint32_t pll_source_sync_read(uint32_t pll_mem_offset)
|
static int pll_source_sync_config(uint32_t pll_type, uint32_t addr_offset,
|
||||||
|
uint32_t wdat, int retry_count)
|
||||||
{
|
{
|
||||||
uint32_t val = 0;
|
uint32_t addr;
|
||||||
uint32_t rdata = 0;
|
uint32_t val;
|
||||||
uint32_t count = 0;
|
|
||||||
uint32_t req_status = 0;
|
|
||||||
|
|
||||||
val = (CLKMGR_MEM_REQ | CLKMGR_MEM_ADDR);
|
addr = ((addr_offset | CLKMGR_MEM_ADDR_START) & CLKMGR_MEM_ADDR_MASK);
|
||||||
mmio_write_32(pll_mem_offset, val);
|
val = (CLKMGR_MEM_REQ | CLKMGR_MEM_WR |
|
||||||
|
(wdat << CLKMGR_MEM_WDAT_OFFSET) | addr);
|
||||||
|
|
||||||
do {
|
if ((pll_type == CLKMGR_MAINPLL_TYPE) != 0) {
|
||||||
req_status = mmio_read_32(pll_mem_offset);
|
mmio_write_32(CLKMGR_MAINPLL(MEM), val);
|
||||||
count++;
|
} else {
|
||||||
} while ((req_status & CLKMGR_MEM_REQ) && (count < 10));
|
mmio_write_32(CLKMGR_PERPLL(MEM), val);
|
||||||
|
}
|
||||||
|
|
||||||
if (count >= 10)
|
return pll_source_sync_wait(pll_type, retry_count);
|
||||||
|
}
|
||||||
|
|
||||||
|
static int pll_source_sync_read(uint32_t pll_type, uint32_t addr_offset,
|
||||||
|
uint32_t *rdata, int retry_count)
|
||||||
|
{
|
||||||
|
uint32_t addr;
|
||||||
|
uint32_t val;
|
||||||
|
|
||||||
|
addr = ((addr_offset | CLKMGR_MEM_ADDR_START) & CLKMGR_MEM_ADDR_MASK);
|
||||||
|
val = ((CLKMGR_MEM_REQ & ~CLKMGR_MEM_WR) | addr);
|
||||||
|
|
||||||
|
if ((pll_type == CLKMGR_MAINPLL_TYPE) != 0) {
|
||||||
|
mmio_write_32(CLKMGR_MAINPLL(MEM), val);
|
||||||
|
} else {
|
||||||
|
mmio_write_32(CLKMGR_PERPLL(MEM), val);
|
||||||
|
}
|
||||||
|
|
||||||
|
*rdata = 0;
|
||||||
|
|
||||||
|
if ((pll_source_sync_wait(pll_type, retry_count)) != 0) {
|
||||||
return -ETIMEDOUT;
|
return -ETIMEDOUT;
|
||||||
|
}
|
||||||
|
|
||||||
rdata = mmio_read_32(pll_mem_offset + 0x4);
|
if ((pll_type == CLKMGR_MAINPLL_TYPE) != 0) {
|
||||||
INFO("rdata (%x) = %x\n", pll_mem_offset + 0x4, rdata);
|
*rdata = mmio_read_32(CLKMGR_MAINPLL(MEMSTAT));
|
||||||
|
} else {
|
||||||
|
*rdata = mmio_read_32(CLKMGR_PERPLL(MEMSTAT));
|
||||||
|
}
|
||||||
|
|
||||||
return rdata;
|
return 0;
|
||||||
|
}
|
||||||
|
|
||||||
|
static void config_pll_pd_state(uint32_t pll_type)
|
||||||
|
{
|
||||||
|
uint32_t rdata;
|
||||||
|
|
||||||
|
for (uint32_t i = 0; i < ARRAY_SIZE(pll_cfg_set); i++) {
|
||||||
|
(void)pll_source_sync_read(pll_type, pll_cfg_set[i].addr, &rdata,
|
||||||
|
CLKMGR_MAX_RETRY_COUNT);
|
||||||
|
|
||||||
|
(void)pll_source_sync_config(pll_type, pll_cfg_set[i].addr,
|
||||||
|
((rdata & ~pll_cfg_set[i].mask) | pll_cfg_set[i].data),
|
||||||
|
CLKMGR_MAX_RETRY_COUNT);
|
||||||
|
}
|
||||||
}
|
}
|
||||||
|
|
||||||
int config_clkmgr_handoff(handoff *hoff_ptr)
|
int config_clkmgr_handoff(handoff *hoff_ptr)
|
||||||
{
|
{
|
||||||
/* Take both PLL out of reset and power up */
|
int ret = 0;
|
||||||
|
uint32_t mainpll_vcocalib;
|
||||||
|
uint32_t perpll_vcocalib;
|
||||||
|
|
||||||
mmio_setbits_32(CLKMGR_MAINPLL + CLKMGR_MAINPLL_PLLGLOB,
|
/* Enter boot mode before any configuration */
|
||||||
CLKMGR_PLLGLOB_PD_SET_MSK |
|
mmio_setbits_32(CLKMGR(CTRL), CLKMGR_CTRL_BOOTMODE);
|
||||||
CLKMGR_PLLGLOB_RST_SET_MSK);
|
|
||||||
mmio_setbits_32(CLKMGR_PERPLL + CLKMGR_PERPLL_PLLGLOB,
|
|
||||||
CLKMGR_PLLGLOB_PD_SET_MSK |
|
|
||||||
CLKMGR_PLLGLOB_RST_SET_MSK);
|
|
||||||
|
|
||||||
/* PLL lock */
|
|
||||||
wait_pll_lock();
|
|
||||||
|
|
||||||
/* Bypass all mainpllgrp's clocks to input clock ref */
|
/* Bypass all mainpllgrp's clocks to input clock ref */
|
||||||
mmio_write_32(CLKMGR_MAINPLL + CLKMGR_MAINPLL_BYPASSS, 0xff);
|
mmio_setbits_32(CLKMGR_MAINPLL(BYPASS), CLKMGR_MAINPLL_BYPASS_ALL);
|
||||||
/* Bypass all perpllgrp's clocks to input clock ref */
|
ret = wait_fsm();
|
||||||
mmio_write_32(CLKMGR_PERPLL + CLKMGR_PERPLL_BYPASS, 0xff);
|
if (ret != 0)
|
||||||
|
return ret;
|
||||||
|
|
||||||
/* Pass clock source frequency into scratch register */
|
/* Bypass all perpllgrp's clocks to input clock ref */
|
||||||
mmio_write_32(SOCFPGA_SYSMGR(BOOT_SCRATCH_COLD_1),
|
mmio_setbits_32(CLKMGR_PERPLL(BYPASS), CLKMGR_PERPLL_BYPASS_ALL);
|
||||||
hoff_ptr->hps_osc_clk_hz);
|
ret = wait_fsm();
|
||||||
mmio_write_32(SOCFPGA_SYSMGR(BOOT_SCRATCH_COLD_2),
|
if (ret != 0)
|
||||||
hoff_ptr->fpga_clk_hz);
|
return ret;
|
||||||
|
|
||||||
|
/* Take both PLL out of reset and power down */
|
||||||
|
mmio_clrbits_32(CLKMGR_MAINPLL(PLLGLOB),
|
||||||
|
CLKMGR_MAINPLL_PLLGLOB_PD_N | CLKMGR_MAINPLL_PLLGLOB_RST_N);
|
||||||
|
mmio_clrbits_32(CLKMGR_PERPLL(PLLGLOB),
|
||||||
|
CLKMGR_PERPLL_PLLGLOB_PD_N | CLKMGR_PERPLL_PLLGLOB_RST_N);
|
||||||
|
|
||||||
|
/* Setup main PLL dividers */
|
||||||
|
mainpll_vcocalib = calc_pll_vcocalibration(hoff_ptr->main_pll_pllm,
|
||||||
|
hoff_ptr->main_pll_pllglob);
|
||||||
|
mmio_write_32(CLKMGR_MAINPLL(PLLGLOB),
|
||||||
|
hoff_ptr->main_pll_pllglob & ~CLKMGR_MAINPLL_PLLGLOB_RST_N);
|
||||||
|
mmio_write_32(CLKMGR_MAINPLL(FDBCK), hoff_ptr->main_pll_fdbck);
|
||||||
|
mmio_write_32(CLKMGR_MAINPLL(VCOCALIB), mainpll_vcocalib);
|
||||||
|
mmio_write_32(CLKMGR_MAINPLL(PLLC0), hoff_ptr->main_pll_pllc0);
|
||||||
|
mmio_write_32(CLKMGR_MAINPLL(PLLC1), hoff_ptr->main_pll_pllc1);
|
||||||
|
mmio_write_32(CLKMGR_MAINPLL(PLLC2), hoff_ptr->main_pll_pllc2);
|
||||||
|
mmio_write_32(CLKMGR_MAINPLL(PLLC3), hoff_ptr->main_pll_pllc3);
|
||||||
|
mmio_write_32(CLKMGR_MAINPLL(PLLM), hoff_ptr->main_pll_pllm);
|
||||||
|
mmio_write_32(CLKMGR_MAINPLL(NOCCLK), hoff_ptr->main_pll_nocclk);
|
||||||
|
mmio_write_32(CLKMGR_MAINPLL(NOCDIV), hoff_ptr->main_pll_nocdiv);
|
||||||
|
|
||||||
|
/* Setup peripheral PLL dividers */
|
||||||
|
perpll_vcocalib = calc_pll_vcocalibration(hoff_ptr->per_pll_pllm,
|
||||||
|
hoff_ptr->per_pll_pllglob);
|
||||||
|
mmio_write_32(CLKMGR_PERPLL(PLLGLOB),
|
||||||
|
hoff_ptr->per_pll_pllglob & ~CLKMGR_PERPLL_PLLGLOB_RST_N);
|
||||||
|
mmio_write_32(CLKMGR_PERPLL(FDBCK), hoff_ptr->per_pll_fdbck);
|
||||||
|
mmio_write_32(CLKMGR_PERPLL(VCOCALIB), perpll_vcocalib);
|
||||||
|
mmio_write_32(CLKMGR_PERPLL(PLLC0), hoff_ptr->per_pll_pllc0);
|
||||||
|
mmio_write_32(CLKMGR_PERPLL(PLLC1), hoff_ptr->per_pll_pllc1);
|
||||||
|
mmio_write_32(CLKMGR_PERPLL(PLLC2), hoff_ptr->per_pll_pllc2);
|
||||||
|
mmio_write_32(CLKMGR_PERPLL(PLLC3), hoff_ptr->per_pll_pllc3);
|
||||||
|
mmio_write_32(CLKMGR_PERPLL(PLLM), hoff_ptr->per_pll_pllm);
|
||||||
|
mmio_write_32(CLKMGR_PERPLL(EMACCTL), hoff_ptr->per_pll_emacctl);
|
||||||
|
mmio_write_32(CLKMGR_PERPLL(GPIODIV), hoff_ptr->per_pll_gpiodiv);
|
||||||
|
|
||||||
|
/* Configure ping pong counters */
|
||||||
|
mmio_write_32(CLKMGR_ALTERA(EMACACTR), hoff_ptr->alt_emacactr);
|
||||||
|
mmio_write_32(CLKMGR_ALTERA(EMACBCTR), hoff_ptr->alt_emacbctr);
|
||||||
|
mmio_write_32(CLKMGR_ALTERA(EMACPTPCTR), hoff_ptr->alt_emacptpctr);
|
||||||
|
mmio_write_32(CLKMGR_ALTERA(GPIODBCTR), hoff_ptr->alt_gpiodbctr);
|
||||||
|
mmio_write_32(CLKMGR_ALTERA(S2FUSER0CTR), hoff_ptr->alt_s2fuser0ctr);
|
||||||
|
mmio_write_32(CLKMGR_ALTERA(S2FUSER1CTR), hoff_ptr->alt_s2fuser1ctr);
|
||||||
|
mmio_write_32(CLKMGR_ALTERA(PSIREFCTR), hoff_ptr->alt_psirefctr);
|
||||||
|
mmio_write_32(CLKMGR_ALTERA(USB31CTR), hoff_ptr->alt_usb31ctr);
|
||||||
|
mmio_write_32(CLKMGR_ALTERA(DSUCTR), hoff_ptr->alt_dsuctr);
|
||||||
|
mmio_write_32(CLKMGR_ALTERA(CORE01CTR), hoff_ptr->alt_core01ctr);
|
||||||
|
mmio_write_32(CLKMGR_ALTERA(CORE23CTR), hoff_ptr->alt_core23ctr);
|
||||||
|
mmio_write_32(CLKMGR_ALTERA(CORE2CTR), hoff_ptr->alt_core2ctr);
|
||||||
|
mmio_write_32(CLKMGR_ALTERA(CORE3CTR), hoff_ptr->alt_core3ctr);
|
||||||
|
|
||||||
|
/* Take both PLL out of reset and power up */
|
||||||
|
mmio_setbits_32(CLKMGR_MAINPLL(PLLGLOB),
|
||||||
|
CLKMGR_MAINPLL_PLLGLOB_PD_N | CLKMGR_MAINPLL_PLLGLOB_RST_N);
|
||||||
|
mmio_setbits_32(CLKMGR_PERPLL(PLLGLOB),
|
||||||
|
CLKMGR_PERPLL_PLLGLOB_PD_N | CLKMGR_PERPLL_PLLGLOB_RST_N);
|
||||||
|
|
||||||
|
/* Main PLL configuration in Powed down state */
|
||||||
|
config_pll_pd_state(CLKMGR_MAINPLL_TYPE);
|
||||||
|
|
||||||
|
/* Peripheral PLL configuration in Powed down state */
|
||||||
|
config_pll_pd_state(CLKMGR_PERPLL_TYPE);
|
||||||
|
|
||||||
|
/* Enable main PLL clkslices */
|
||||||
|
mmio_setbits_32(CLKMGR_MAINPLL(PLLC0), CLKMGR_MAINPLL_PLLCX_EN);
|
||||||
|
mmio_setbits_32(CLKMGR_MAINPLL(PLLC1), CLKMGR_MAINPLL_PLLCX_EN);
|
||||||
|
mmio_setbits_32(CLKMGR_MAINPLL(PLLC2), CLKMGR_MAINPLL_PLLCX_EN);
|
||||||
|
mmio_setbits_32(CLKMGR_MAINPLL(PLLC3), CLKMGR_MAINPLL_PLLCX_EN);
|
||||||
|
|
||||||
|
/* Enable periheral PLL clkslices */
|
||||||
|
mmio_setbits_32(CLKMGR_PERPLL(PLLC0), CLKMGR_PERPLL_PLLCX_EN);
|
||||||
|
mmio_setbits_32(CLKMGR_PERPLL(PLLC1), CLKMGR_PERPLL_PLLCX_EN);
|
||||||
|
mmio_setbits_32(CLKMGR_PERPLL(PLLC2), CLKMGR_PERPLL_PLLCX_EN);
|
||||||
|
mmio_setbits_32(CLKMGR_PERPLL(PLLC3), CLKMGR_PERPLL_PLLCX_EN);
|
||||||
|
|
||||||
|
/* Wait for main and peri PLL lock state */
|
||||||
|
ret = wait_pll_lock(CLKMGR_STAT_ALLPLLLOCKED);
|
||||||
|
if (ret != 0) {
|
||||||
|
return ret;
|
||||||
|
}
|
||||||
|
|
||||||
|
/* Main PLL and per PLL lost lock */
|
||||||
|
mmio_setbits_32(CLKMGR_MAINPLL(LOSTLOCK), CLKMGR_XPLL_LOSTLOCK_BYPASSCLEAR);
|
||||||
|
mmio_setbits_32(CLKMGR_PERPLL(LOSTLOCK), CLKMGR_XPLL_LOSTLOCK_BYPASSCLEAR);
|
||||||
|
|
||||||
|
/* Main PLL and per PLL clear lostlock bypass */
|
||||||
|
mmio_setbits_32(CLKMGR_MAINPLL(PLLGLOB), CLKMGR_XPLLGLOB_CLR_LOSTLOCK_BYPASS);
|
||||||
|
mmio_setbits_32(CLKMGR_PERPLL(PLLGLOB), CLKMGR_XPLLGLOB_CLR_LOSTLOCK_BYPASS);
|
||||||
|
|
||||||
|
/* Pass clock source frequency into boot scratch register */
|
||||||
|
mmio_write_32(SOCFPGA_SYSMGR(BOOT_SCRATCH_COLD_1), hoff_ptr->hps_osc_clk_hz);
|
||||||
|
mmio_write_32(SOCFPGA_SYSMGR(BOOT_SCRATCH_COLD_2), hoff_ptr->fpga_clk_hz);
|
||||||
|
|
||||||
/* Take all PLLs out of bypass */
|
/* Take all PLLs out of bypass */
|
||||||
mmio_write_32(CLKMGR_MAINPLL + CLKMGR_MAINPLL_BYPASS, 0);
|
mmio_clrbits_32(CLKMGR_MAINPLL(BYPASS), CLKMGR_MAINPLL_BYPASS_ALL);
|
||||||
wait_fsm();
|
ret = wait_fsm();
|
||||||
mmio_write_32(CLKMGR_PERPLL + CLKMGR_PERPLL_BYPASS, 0);
|
if (ret != 0) {
|
||||||
wait_fsm();
|
return ret;
|
||||||
|
}
|
||||||
|
|
||||||
/* Enable mainpllgrp's software-managed clock */
|
mmio_clrbits_32(CLKMGR_PERPLL(BYPASS), CLKMGR_PERPLL_BYPASS_ALL);
|
||||||
mmio_write_32(CLKMGR_MAINPLL + CLKMGR_MAINPLL_EN,
|
ret = wait_fsm();
|
||||||
CLKMGR_MAINPLL_EN_RESET);
|
if (ret != 0) {
|
||||||
mmio_write_32(CLKMGR_PERPLL + CLKMGR_PERPLL_EN,
|
return ret;
|
||||||
CLKMGR_PERPLL_EN_RESET);
|
}
|
||||||
|
|
||||||
|
/* Clear the loss of lock bits (write 1 to clear) */
|
||||||
|
mmio_write_32(CLKMGR(INTRCLR),
|
||||||
|
CLKMGR_INTRCLR_MAINLOCKLOST | CLKMGR_INTRCLR_PERLOCKLOST);
|
||||||
|
|
||||||
|
/* Take all ping pong counters out of reset */
|
||||||
|
mmio_clrbits_32(CLKMGR_ALTERA(EXTCNTRST), CLKMGR_ALTERA_EXTCNTRST_ALLCNTRST);
|
||||||
|
|
||||||
|
/* Exit boot mode */
|
||||||
|
mmio_clrbits_32(CLKMGR(CTRL), CLKMGR_CTRL_BOOTMODE);
|
||||||
|
|
||||||
return 0;
|
return 0;
|
||||||
}
|
}
|
||||||
|
|
||||||
/* Extract reference clock from platform clock source */
|
/* Extract reference clock from platform clock source */
|
||||||
uint32_t get_ref_clk(uint32_t pllglob)
|
uint32_t get_ref_clk(uint32_t pllglob_reg, uint32_t pllm_reg)
|
||||||
{
|
{
|
||||||
uint32_t arefclkdiv, ref_clk;
|
uint32_t arefclkdiv, ref_clk, mdiv;
|
||||||
uint32_t scr_reg;
|
uint32_t pllglob_val, pllm_val;
|
||||||
|
|
||||||
switch (CLKMGR_PSRC(pllglob)) {
|
/* Read pllglob and pllm registers */
|
||||||
|
pllglob_val = mmio_read_32(pllglob_reg);
|
||||||
|
pllm_val = mmio_read_32(pllm_reg);
|
||||||
|
|
||||||
|
switch (CLKMGR_PLLGLOB_PSRC(pllglob_val)) {
|
||||||
case CLKMGR_PLLGLOB_PSRC_EOSC1:
|
case CLKMGR_PLLGLOB_PSRC_EOSC1:
|
||||||
scr_reg = SOCFPGA_SYSMGR(BOOT_SCRATCH_COLD_1);
|
ref_clk = mmio_read_32(SOCFPGA_SYSMGR(BOOT_SCRATCH_COLD_1));
|
||||||
ref_clk = mmio_read_32(scr_reg);
|
|
||||||
break;
|
break;
|
||||||
|
|
||||||
case CLKMGR_PLLGLOB_PSRC_INTOSC:
|
case CLKMGR_PLLGLOB_PSRC_INTOSC:
|
||||||
ref_clk = CLKMGR_INTOSC_HZ;
|
ref_clk = CLKMGR_INTOSC_HZ;
|
||||||
break;
|
break;
|
||||||
|
|
||||||
case CLKMGR_PLLGLOB_PSRC_F2S:
|
case CLKMGR_PLLGLOB_PSRC_F2S:
|
||||||
scr_reg = SOCFPGA_SYSMGR(BOOT_SCRATCH_COLD_2);
|
ref_clk = mmio_read_32(SOCFPGA_SYSMGR(BOOT_SCRATCH_COLD_2));
|
||||||
ref_clk = mmio_read_32(scr_reg);
|
|
||||||
break;
|
break;
|
||||||
|
|
||||||
default:
|
default:
|
||||||
ref_clk = 0;
|
ref_clk = 0;
|
||||||
assert(0);
|
assert(0);
|
||||||
break;
|
break;
|
||||||
}
|
}
|
||||||
|
|
||||||
arefclkdiv = CLKMGR_PLLGLOB_AREFCLKDIV(pllglob);
|
/* Get reference clock divider */
|
||||||
|
arefclkdiv = CLKMGR_PLLGLOB_AREFCLKDIV(pllglob_val);
|
||||||
ref_clk /= arefclkdiv;
|
ref_clk /= arefclkdiv;
|
||||||
|
|
||||||
|
/* Feedback clock divider */
|
||||||
|
mdiv = CLKMGR_PLLM_MDIV(pllm_val);
|
||||||
|
ref_clk *= mdiv;
|
||||||
|
|
||||||
|
VERBOSE("CLKMGR: %s: ref_clk %u\n", __func__, ref_clk);
|
||||||
return ref_clk;
|
return ref_clk;
|
||||||
}
|
}
|
||||||
|
|
||||||
/* Calculate clock frequency based on parameter */
|
/* Calculate clock frequency based on parameter */
|
||||||
uint32_t get_clk_freq(uint32_t psrc_reg, uint32_t main_pllc, uint32_t per_pllc)
|
uint32_t get_clk_freq(uint32_t psrc_reg, uint32_t mainpllc_reg,
|
||||||
|
uint32_t perpllc_reg)
|
||||||
{
|
{
|
||||||
uint32_t ref_clk = 0;
|
uint32_t clock = 0;
|
||||||
|
uint32_t clk_psrc;
|
||||||
|
|
||||||
uint32_t clk_psrc, mdiv;
|
/*
|
||||||
uint32_t pllm_reg, pllc_reg, pllc_div, pllglob_reg;
|
* Select source for the active 5:1 clock selection when the PLL
|
||||||
|
* is not bypassed
|
||||||
|
*/
|
||||||
|
clk_psrc = mmio_read_32(psrc_reg);
|
||||||
|
switch (GET_CLKMGR_CLKSRC(clk_psrc)) {
|
||||||
|
case CLKMGR_CLKSRC_MAIN:
|
||||||
|
clock = get_ref_clk(CLKMGR_MAINPLL(PLLGLOB), CLKMGR_MAINPLL(PLLM));
|
||||||
|
clock /= (mmio_read_32(mainpllc_reg) & CLKMGR_PLLCX_DIV_MSK);
|
||||||
|
break;
|
||||||
|
|
||||||
|
case CLKMGR_CLKSRC_PER:
|
||||||
|
clock = get_ref_clk(CLKMGR_PERPLL(PLLGLOB), CLKMGR_PERPLL(PLLM));
|
||||||
|
clock /= (mmio_read_32(perpllc_reg) & CLKMGR_PLLCX_DIV_MSK);
|
||||||
|
break;
|
||||||
|
|
||||||
clk_psrc = mmio_read_32(CLKMGR_MAINPLL + psrc_reg);
|
case CLKMGR_CLKSRC_OSC1:
|
||||||
clk_psrc = 0;
|
clock = mmio_read_32(SOCFPGA_SYSMGR(BOOT_SCRATCH_COLD_1));
|
||||||
|
break;
|
||||||
|
|
||||||
switch (clk_psrc) {
|
case CLKMGR_CLKSRC_INTOSC:
|
||||||
case 0:
|
clock = CLKMGR_INTOSC_HZ;
|
||||||
pllm_reg = CLKMGR_MAINPLL + CLKMGR_MAINPLL_PLLM;
|
break;
|
||||||
pllc_reg = CLKMGR_MAINPLL + main_pllc;
|
|
||||||
pllglob_reg = CLKMGR_MAINPLL + CLKMGR_MAINPLL_PLLGLOB;
|
case CLKMGR_CLKSRC_FPGA:
|
||||||
|
clock = mmio_read_32(SOCFPGA_SYSMGR(BOOT_SCRATCH_COLD_2));
|
||||||
|
break;
|
||||||
|
|
||||||
|
default:
|
||||||
|
ERROR("CLKMGR: Invalid clock source select\n");
|
||||||
|
assert(0);
|
||||||
break;
|
break;
|
||||||
}
|
}
|
||||||
|
|
||||||
ref_clk = get_ref_clk(mmio_read_32(pllglob_reg));
|
VERBOSE("CLKMGR: %s: clock type %lu and its value %u\n",
|
||||||
mdiv = CLKMGR_PLLM_MDIV(mmio_read_32(pllm_reg));
|
__func__, GET_CLKMGR_CLKSRC(clk_psrc), clock);
|
||||||
ref_clk *= mdiv;
|
|
||||||
|
|
||||||
pllc_div = mmio_read_32(pllc_reg) & 0x7ff;
|
|
||||||
NOTICE("return = %d Hz\n", (ref_clk / pllc_div));
|
|
||||||
|
|
||||||
ref_clk = 200000000;
|
|
||||||
return (uint32_t) ref_clk;
|
|
||||||
|
|
||||||
|
return clock;
|
||||||
}
|
}
|
||||||
|
|
||||||
/* Return L3 interconnect clock */
|
/* Get L3 free clock */
|
||||||
uint32_t get_l3_clk(void)
|
static uint32_t get_l3_main_free_clk(void)
|
||||||
{
|
{
|
||||||
uint32_t l3_clk;
|
return get_clk_freq(CLKMGR_MAINPLL(NOCCLK),
|
||||||
|
CLKMGR_MAINPLL(PLLC3),
|
||||||
l3_clk = get_clk_freq(CLKMGR_MAINPLL_NOCCLK, CLKMGR_MAINPLL_PLLC1,
|
CLKMGR_PERPLL(PLLC1));
|
||||||
CLKMGR_PERPLL_PLLC1);
|
|
||||||
return l3_clk;
|
|
||||||
}
|
}
|
||||||
|
|
||||||
/* Calculate clock frequency to be used for watchdog timer */
|
/* Get L4 main clock */
|
||||||
uint32_t get_wdt_clk(void)
|
static uint32_t get_l4_main_clk(void)
|
||||||
{
|
{
|
||||||
uint32_t l3_clk, l4_sys_clk;
|
return get_l3_main_free_clk();
|
||||||
|
|
||||||
l3_clk = get_l3_clk();
|
|
||||||
l4_sys_clk = l3_clk / 4;
|
|
||||||
|
|
||||||
return l4_sys_clk;
|
|
||||||
}
|
}
|
||||||
|
|
||||||
/* Calculate clock frequency to be used for UART driver */
|
/* Get L4 mp clock */
|
||||||
uint32_t get_uart_clk(void)
|
static uint32_t get_l4_mp_clk(void)
|
||||||
{
|
{
|
||||||
uint32_t data32, l3_clk, l4_sp_clk;
|
uint32_t l3_main_free_clk = get_l3_main_free_clk();
|
||||||
|
uint32_t mainpll_nocdiv_l4mp = BIT(GET_CLKMGR_MAINPLL_NOCDIV_L4MP(
|
||||||
|
mmio_read_32(CLKMGR_MAINPLL(NOCDIV))));
|
||||||
|
|
||||||
l3_clk = get_l3_clk();
|
uint32_t l4_mp_clk = (l3_main_free_clk / mainpll_nocdiv_l4mp);
|
||||||
|
|
||||||
data32 = mmio_read_32(CLKMGR_MAINPLL + CLKMGR_MAINPLL_NOCDIV);
|
return l4_mp_clk;
|
||||||
data32 = (data32 >> 16) & 0x3;
|
}
|
||||||
|
|
||||||
l4_sp_clk = l3_clk >> data32;
|
/* Get L4 sp clock */
|
||||||
|
static uint32_t get_l4_sp_clk(void)
|
||||||
|
{
|
||||||
|
uint32_t l3_main_free_clk = get_l3_main_free_clk();
|
||||||
|
uint32_t mainpll_nocdiv_l4sp = BIT(GET_CLKMGR_MAINPLL_NOCDIV_L4SP(
|
||||||
|
mmio_read_32(CLKMGR_MAINPLL(NOCDIV))));
|
||||||
|
|
||||||
|
uint32_t l4_sp_clk = (l3_main_free_clk / mainpll_nocdiv_l4sp);
|
||||||
|
|
||||||
return l4_sp_clk;
|
return l4_sp_clk;
|
||||||
}
|
}
|
||||||
|
|
||||||
/* Calculate clock frequency to be used for SDMMC driver */
|
/* Calculate clock frequency to be used for SDMMC driver */
|
||||||
uint32_t get_mmc_clk(void)
|
uint32_t get_sdmmc_clk(void)
|
||||||
{
|
{
|
||||||
uint32_t mmc_clk;
|
uint32_t l4_mp_clk = get_l4_mp_clk();
|
||||||
|
uint32_t mainpll_nocdiv = mmio_read_32(CLKMGR_MAINPLL(NOCDIV));
|
||||||
|
uint32_t sdmmc_clk = l4_mp_clk / BIT(GET_CLKMGR_MAINPLL_NOCDIV_SPHY(mainpll_nocdiv));
|
||||||
|
|
||||||
//TODO: To update when handoff data is ready
|
return sdmmc_clk;
|
||||||
//uint32_t data32;
|
}
|
||||||
|
|
||||||
//mmc_clk = get_clk_freq(CLKMGR_ALTERA_SDMMCCTR, CLKMGR_MAINPLL_PLLC3, CLKMGR_PERPLL_PLLC3);
|
/* Get clock for ethernet mac0 */
|
||||||
|
static uint32_t get_emaca_clk(void)
|
||||||
|
{
|
||||||
|
uint32_t emaca_ctr = mmio_read_32(CLKMGR_ALTERA(EMACACTR));
|
||||||
|
uint32_t perpll_emacctl = mmio_read_32(CLKMGR_PERPLL(EMACCTL));
|
||||||
|
uint32_t perpll_emac_src = GET_CLKMGR_PERPLL_EMAC0_CLK_SRC(perpll_emacctl);
|
||||||
|
uint32_t emac_ctr_reg;
|
||||||
|
uint32_t emac_clock;
|
||||||
|
|
||||||
//data32 = mmio_read_32(CLKMGR_ALTERA + CLKMGR_ALTERA_SDMMCCTR);
|
if (perpll_emac_src != 0) {
|
||||||
//data32 = (data32 & 0x7ff) + 1;
|
emac_ctr_reg = CLKMGR_ALTERA(EMACBCTR);
|
||||||
//mmc_clk = (mmc_clk / data32) / 4;
|
} else {
|
||||||
|
emac_ctr_reg = CLKMGR_ALTERA(EMACACTR);
|
||||||
|
}
|
||||||
|
|
||||||
|
/* Get EMACA clock source */
|
||||||
|
uint32_t emacactr_src = GET_CLKMGR_EMACACTR_CLK_SRC(emaca_ctr);
|
||||||
|
|
||||||
mmc_clk = get_clk_freq(CLKMGR_MAINPLL_NOCCLK, CLKMGR_MAINPLL_PLLC3,
|
/* Read the desired EMAC register again */
|
||||||
CLKMGR_PERPLL_PLLC3);
|
emaca_ctr = mmio_read_32(emac_ctr_reg);
|
||||||
|
|
||||||
// TODO: To update when handoff data is ready
|
/* Get the divider now */
|
||||||
NOTICE("mmc_clk = %d Hz\n", mmc_clk);
|
uint32_t emaca_ctr_div = emaca_ctr & GENMASK(10, 0);
|
||||||
|
|
||||||
return mmc_clk;
|
switch (emacactr_src) {
|
||||||
|
case CLKMGR_CLKSRC_MAIN:
|
||||||
|
emac_clock = get_ref_clk(CLKMGR_MAINPLL(PLLGLOB), CLKMGR_MAINPLL(PLLM));
|
||||||
|
emac_clock /= (mmio_read_32(CLKMGR_MAINPLL(PLLC1)) & GENMASK(10, 0));
|
||||||
|
break;
|
||||||
|
|
||||||
|
case CLKMGR_CLKSRC_PER:
|
||||||
|
emac_clock = get_ref_clk(CLKMGR_PERPLL(PLLGLOB), CLKMGR_PERPLL(PLLM));
|
||||||
|
emac_clock /= (mmio_read_32(CLKMGR_PERPLL(PLLC3)) & GENMASK(10, 0));
|
||||||
|
break;
|
||||||
|
|
||||||
|
default:
|
||||||
|
ERROR("CLKMGR: %s invalid clock source\n", __func__);
|
||||||
|
emac_clock = 0;
|
||||||
|
return emac_clock;
|
||||||
|
}
|
||||||
|
|
||||||
|
emac_clock /= 1 + emaca_ctr_div;
|
||||||
|
|
||||||
|
return emac_clock;
|
||||||
|
}
|
||||||
|
|
||||||
|
/* Get MPU clock */
|
||||||
|
static uint32_t get_mpu_clk(void)
|
||||||
|
{
|
||||||
|
uint32_t cpu_id = MPIDR_AFFLVL1_VAL(read_mpidr());
|
||||||
|
uint32_t ctr_reg = 0U;
|
||||||
|
uint32_t clock;
|
||||||
|
|
||||||
|
if (cpu_id > CLKMGR_ALTERA_CORE1) {
|
||||||
|
clock = get_clk_freq(CLKMGR_ALTERA(CORE23CTR),
|
||||||
|
CLKMGR_MAINPLL(PLLC0),
|
||||||
|
CLKMGR_PERPLL(PLLC0));
|
||||||
|
} else {
|
||||||
|
clock = get_clk_freq(CLKMGR_ALTERA(CORE01CTR),
|
||||||
|
CLKMGR_MAINPLL(PLLC1),
|
||||||
|
CLKMGR_PERPLL(PLLC0));
|
||||||
|
}
|
||||||
|
|
||||||
|
switch (cpu_id) {
|
||||||
|
case CLKMGR_ALTERA_CORE0:
|
||||||
|
case CLKMGR_ALTERA_CORE1:
|
||||||
|
ctr_reg = CLKMGR_ALTERA(CORE01CTR);
|
||||||
|
break;
|
||||||
|
|
||||||
|
case CLKMGR_ALTERA_CORE2:
|
||||||
|
ctr_reg = CLKMGR_ALTERA(CORE2CTR);
|
||||||
|
break;
|
||||||
|
|
||||||
|
case CLKMGR_ALTERA_CORE3:
|
||||||
|
ctr_reg = CLKMGR_ALTERA(CORE3CTR);
|
||||||
|
break;
|
||||||
|
|
||||||
|
default:
|
||||||
|
break;
|
||||||
|
}
|
||||||
|
|
||||||
|
/* Division setting for ping pong counter in clock slice */
|
||||||
|
clock /= 1 + (mmio_read_32(ctr_reg) & CLKMGR_PLLCX_DIV_MSK);
|
||||||
|
|
||||||
|
return clock;
|
||||||
|
}
|
||||||
|
|
||||||
|
/* Calculate clock frequency to be used for watchdog timer */
|
||||||
|
static uint32_t get_wdt_clk(void)
|
||||||
|
{
|
||||||
|
uint32_t l3_main_free_clk = get_l3_main_free_clk();
|
||||||
|
uint32_t mainpll_nocdiv_l4sysfreeclk = BIT(GET_CLKMGR_MAINPLL_NOCDIV_L4SYSFREE(
|
||||||
|
mmio_read_32(CLKMGR_MAINPLL(NOCDIV))));
|
||||||
|
uint32_t l4_sys_free_clk = (l3_main_free_clk / mainpll_nocdiv_l4sysfreeclk);
|
||||||
|
|
||||||
|
return l4_sys_free_clk;
|
||||||
|
}
|
||||||
|
|
||||||
|
/*
|
||||||
|
* Calculate clock frequency to be used for UART driver.
|
||||||
|
* 'l4_sp_clk' (100MHz) will be used for slow peripherals like UART, I2C
|
||||||
|
* and Timers.
|
||||||
|
*/
|
||||||
|
static uint32_t get_uart_clk(void)
|
||||||
|
{
|
||||||
|
return get_l4_sp_clk();
|
||||||
|
}
|
||||||
|
|
||||||
|
/* Return the clock value of a given system component */
|
||||||
|
uint32_t clkmgr_get_rate(uint32_t clk_id)
|
||||||
|
{
|
||||||
|
uint32_t clk_rate;
|
||||||
|
|
||||||
|
switch (clk_id) {
|
||||||
|
case CLKMGR_MPU_CLK_ID:
|
||||||
|
clk_rate = get_mpu_clk();
|
||||||
|
break;
|
||||||
|
|
||||||
|
case CLKMGR_L4_MAIN_CLK_ID:
|
||||||
|
clk_rate = get_l4_main_clk();
|
||||||
|
break;
|
||||||
|
|
||||||
|
case CLKMGR_L4_MP_CLK_ID:
|
||||||
|
clk_rate = get_l4_mp_clk();
|
||||||
|
break;
|
||||||
|
|
||||||
|
case CLKMGR_L4_SP_CLK_ID:
|
||||||
|
clk_rate = get_l4_sp_clk();
|
||||||
|
break;
|
||||||
|
|
||||||
|
case CLKMGR_EMAC0_CLK_ID:
|
||||||
|
clk_rate = get_emaca_clk();
|
||||||
|
break;
|
||||||
|
|
||||||
|
case CLKMGR_SDMMC_CLK_ID:
|
||||||
|
clk_rate = get_sdmmc_clk();
|
||||||
|
break;
|
||||||
|
|
||||||
|
case CLKMGR_UART_CLK_ID:
|
||||||
|
clk_rate = get_uart_clk();
|
||||||
|
break;
|
||||||
|
|
||||||
|
case CLKMGR_WDT_CLK_ID:
|
||||||
|
clk_rate = get_wdt_clk();
|
||||||
|
break;
|
||||||
|
|
||||||
|
default:
|
||||||
|
ERROR("CLKMGR: %s: Invalid clock ID\n", __func__);
|
||||||
|
clk_rate = 0;
|
||||||
|
break;
|
||||||
|
}
|
||||||
|
|
||||||
|
return clk_rate;
|
||||||
}
|
}
|
||||||
|
|
||||||
/* Return mpu_periph_clk tick */
|
/* Return mpu_periph_clk tick */
|
||||||
|
|
|
||||||
Loading…
Add table
Reference in a new issue