Djam/arm-trusted-firmware
1
0
Fork 0
mirror of https://github.com/ARM-software/arm-trusted-firmware.git synced 2025-04-16 17:44:19 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

chore(docs): drop the "wfi" from pwr_domain_pwr_down_wfi

Browse source 
To allow for generic handling of a wakeup, this hook is no longer
expected to call wfi itself. Update the name everywhere to reflect this
expectation so that future platform implementers don't get misled.

Change-Id: Ic33f0b6da74592ad6778fd802c2f0b85223af614
Signed-off-by: Boyan Karatotev <boyan.karatotev@arm.com>
This commit is contained in:
Boyan Karatotev 2024-10-08 17:34:45 +01:00
parent dc0bf48669
commit db5fe4f493
27 changed files with 34 additions and 34 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

8
docs/porting-guide.rst
View file

@ -2897,7 +2897,7 @@ allocated in a special area if it cannot fit in the platform's global static
data, for example in DRAM. The Distributor can then be powered down using an data, for example in DRAM. The Distributor can then be powered down using an
implementation-defined sequence. implementation-defined sequence.
plat_psci_ops.pwr_domain_pwr_down_wfi() plat_psci_ops.pwr_domain_pwr_down()
....................................... .......................................
This is an optional function and, if implemented, is expected to perform This is an optional function and, if implemented, is expected to perform
@ -2968,7 +2968,7 @@ plat_psci_ops.system_off()
This function is called by PSCI implementation in response to a ``SYSTEM_OFF`` This function is called by PSCI implementation in response to a ``SYSTEM_OFF``
call. It performs the platform-specific system poweroff sequence after call. It performs the platform-specific system poweroff sequence after
notifying the Secure Payload Dispatcher. The caller will call ``wfi`` if this notifying the Secure Payload Dispatcher. The caller will call ``wfi`` if this
function returns, similar to `plat_psci_ops.pwr_domain_pwr_down_wfi()`_. function returns, similar to `plat_psci_ops.pwr_domain_pwr_down()`_.
plat_psci_ops.system_reset() plat_psci_ops.system_reset()
............................ ............................
@ -2976,7 +2976,7 @@ plat_psci_ops.system_reset()
This function is called by PSCI implementation in response to a ``SYSTEM_RESET`` This function is called by PSCI implementation in response to a ``SYSTEM_RESET``
call. It performs the platform-specific system reset sequence after call. It performs the platform-specific system reset sequence after
notifying the Secure Payload Dispatcher. The caller will call ``wfi`` if this notifying the Secure Payload Dispatcher. The caller will call ``wfi`` if this
function returns, similar to `plat_psci_ops.pwr_domain_pwr_down_wfi()`_. function returns, similar to `plat_psci_ops.pwr_domain_pwr_down()`_.
plat_psci_ops.validate_power_state() plat_psci_ops.validate_power_state()
.................................... ....................................
@ -3065,7 +3065,7 @@ function must return ``PSCI_E_NOT_SUPPORTED``. For architectural
resets, all failures must return ``PSCI_E_INVALID_PARAMETERS`` resets, all failures must return ``PSCI_E_INVALID_PARAMETERS``
and vendor reset can return other PSCI error codes as defined and vendor reset can return other PSCI error codes as defined
in `PSCI`_. If this function returns success, the caller will call in `PSCI`_. If this function returns success, the caller will call
``wfi`` similar to `plat_psci_ops.pwr_domain_pwr_down_wfi()`_. ``wfi`` similar to `plat_psci_ops.pwr_domain_pwr_down()`_.
plat_psci_ops.write_mem_protect() plat_psci_ops.write_mem_protect()
................................. .................................

2
include/lib/psci/psci.h
View file

@ -331,7 +331,7 @@ typedef struct plat_psci_ops {
const psci_power_state_t *target_state); const psci_power_state_t *target_state);
void (*pwr_domain_suspend_finish)( void (*pwr_domain_suspend_finish)(
const psci_power_state_t *target_state); const psci_power_state_t *target_state);
void (*pwr_domain_pwr_down_wfi)( void (*pwr_domain_pwr_down)(
const psci_power_state_t *target_state); const psci_power_state_t *target_state);
void (*system_off)(void); void (*system_off)(void);
void (*system_reset)(void); void (*system_reset)(void);

4
lib/psci/psci_off.c
View file

@ -163,9 +163,9 @@ exit:
RT_INSTR_ENTER_HW_LOW_PWR, RT_INSTR_ENTER_HW_LOW_PWR,
PMF_NO_CACHE_MAINT); PMF_NO_CACHE_MAINT);
#endif #endif
if (psci_plat_pm_ops->pwr_domain_pwr_down_wfi != NULL) { if (psci_plat_pm_ops->pwr_domain_pwr_down != NULL) {
/* This function may not return */ /* This function may not return */
psci_plat_pm_ops->pwr_domain_pwr_down_wfi(&state_info); psci_plat_pm_ops->pwr_domain_pwr_down(&state_info);
} }
psci_pwrdown_cpu_end_terminal(); psci_pwrdown_cpu_end_terminal();

4
lib/psci/psci_suspend.c
View file

@ -258,9 +258,9 @@ int psci_cpu_suspend_start(unsigned int idx,
#endif #endif
if (is_power_down_state != 0U) { if (is_power_down_state != 0U) {
if (psci_plat_pm_ops->pwr_domain_pwr_down_wfi != NULL) { if (psci_plat_pm_ops->pwr_domain_pwr_down != NULL) {
/* This function may not return */ /* This function may not return */
psci_plat_pm_ops->pwr_domain_pwr_down_wfi(state_info); psci_plat_pm_ops->pwr_domain_pwr_down(state_info);
} }
psci_pwrdown_cpu_end_wakeup(max_off_lvl); psci_pwrdown_cpu_end_wakeup(max_off_lvl);

2
plat/amlogic/axg/axg_pm.c
View file

@ -152,7 +152,7 @@ static const plat_psci_ops_t axg_ops = {
.pwr_domain_on = axg_pwr_domain_on, .pwr_domain_on = axg_pwr_domain_on,
.pwr_domain_on_finish = axg_pwr_domain_on_finish, .pwr_domain_on_finish = axg_pwr_domain_on_finish,
.pwr_domain_off = axg_pwr_domain_off, .pwr_domain_off = axg_pwr_domain_off,
.pwr_domain_pwr_down_wfi = axg_pwr_domain_pwr_down_wfi, .pwr_domain_pwr_down = axg_pwr_domain_pwr_down_wfi,
.system_off = axg_system_off, .system_off = axg_system_off,
.system_reset = axg_system_reset .system_reset = axg_system_reset
}; };

2
plat/amlogic/g12a/g12a_pm.c
View file

@ -200,7 +200,7 @@ static const plat_psci_ops_t g12a_ops = {
.pwr_domain_on = g12a_pwr_domain_on, .pwr_domain_on = g12a_pwr_domain_on,
.pwr_domain_on_finish = g12a_pwr_domain_on_finish, .pwr_domain_on_finish = g12a_pwr_domain_on_finish,
.pwr_domain_off = g12a_pwr_domain_off, .pwr_domain_off = g12a_pwr_domain_off,
.pwr_domain_pwr_down_wfi = g12a_pwr_domain_pwr_down_wfi, .pwr_domain_pwr_down = g12a_pwr_domain_pwr_down_wfi,
.system_off = g12a_system_off, .system_off = g12a_system_off,
.system_reset = g12a_system_reset .system_reset = g12a_system_reset
}; };

2
plat/amlogic/gxbb/gxbb_pm.c
View file

@ -176,7 +176,7 @@ static const plat_psci_ops_t gxbb_ops = {
.pwr_domain_on = gxbb_pwr_domain_on, .pwr_domain_on = gxbb_pwr_domain_on,
.pwr_domain_on_finish = gxbb_pwr_domain_on_finish, .pwr_domain_on_finish = gxbb_pwr_domain_on_finish,
.pwr_domain_off = gxbb_pwr_domain_off, .pwr_domain_off = gxbb_pwr_domain_off,
.pwr_domain_pwr_down_wfi = gxbb_pwr_domain_pwr_down_wfi, .pwr_domain_pwr_down = gxbb_pwr_domain_pwr_down_wfi,
.system_off = gxbb_system_off, .system_off = gxbb_system_off,
.system_reset = gxbb_system_reset, .system_reset = gxbb_system_reset,
}; };

2
plat/amlogic/gxl/gxl_pm.c
View file

@ -199,7 +199,7 @@ static const plat_psci_ops_t gxl_ops = {
.pwr_domain_on = gxl_pwr_domain_on, .pwr_domain_on = gxl_pwr_domain_on,
.pwr_domain_on_finish = gxl_pwr_domain_on_finish, .pwr_domain_on_finish = gxl_pwr_domain_on_finish,
.pwr_domain_off = gxl_pwr_domain_off, .pwr_domain_off = gxl_pwr_domain_off,
.pwr_domain_pwr_down_wfi = gxl_pwr_domain_pwr_down_wfi, .pwr_domain_pwr_down = gxl_pwr_domain_pwr_down_wfi,
.system_off = gxl_system_off, .system_off = gxl_system_off,
.system_reset = gxl_system_reset, .system_reset = gxl_system_reset,
}; };

2
plat/imx/imx8m/imx8mm/imx8mm_psci.c
View file

@ -25,7 +25,7 @@ static const plat_psci_ops_t imx_plat_psci_ops = {
.cpu_standby = imx_cpu_standby, .cpu_standby = imx_cpu_standby,
.pwr_domain_suspend = imx_domain_suspend, .pwr_domain_suspend = imx_domain_suspend,
.pwr_domain_suspend_finish = imx_domain_suspend_finish, .pwr_domain_suspend_finish = imx_domain_suspend_finish,
.pwr_domain_pwr_down_wfi = imx_pwr_domain_pwr_down_wfi, .pwr_domain_pwr_down = imx_pwr_domain_pwr_down_wfi,
.get_sys_suspend_power_state = imx_get_sys_suspend_power_state, .get_sys_suspend_power_state = imx_get_sys_suspend_power_state,
.system_reset = imx_system_reset, .system_reset = imx_system_reset,
.system_reset2 = imx_system_reset2, .system_reset2 = imx_system_reset2,

2
plat/imx/imx8m/imx8mn/imx8mn_psci.c
View file

@ -25,7 +25,7 @@ static const plat_psci_ops_t imx_plat_psci_ops = {
.cpu_standby = imx_cpu_standby, .cpu_standby = imx_cpu_standby,
.pwr_domain_suspend = imx_domain_suspend, .pwr_domain_suspend = imx_domain_suspend,
.pwr_domain_suspend_finish = imx_domain_suspend_finish, .pwr_domain_suspend_finish = imx_domain_suspend_finish,
.pwr_domain_pwr_down_wfi = imx_pwr_domain_pwr_down_wfi, .pwr_domain_pwr_down = imx_pwr_domain_pwr_down_wfi,
.get_sys_suspend_power_state = imx_get_sys_suspend_power_state, .get_sys_suspend_power_state = imx_get_sys_suspend_power_state,
.system_reset = imx_system_reset, .system_reset = imx_system_reset,
.system_off = imx_system_off, .system_off = imx_system_off,

2
plat/imx/imx8m/imx8mp/imx8mp_psci.c
View file

@ -25,7 +25,7 @@ static const plat_psci_ops_t imx_plat_psci_ops = {
.cpu_standby = imx_cpu_standby, .cpu_standby = imx_cpu_standby,
.pwr_domain_suspend = imx_domain_suspend, .pwr_domain_suspend = imx_domain_suspend,
.pwr_domain_suspend_finish = imx_domain_suspend_finish, .pwr_domain_suspend_finish = imx_domain_suspend_finish,
.pwr_domain_pwr_down_wfi = imx_pwr_domain_pwr_down_wfi, .pwr_domain_pwr_down = imx_pwr_domain_pwr_down_wfi,
.get_sys_suspend_power_state = imx_get_sys_suspend_power_state, .get_sys_suspend_power_state = imx_get_sys_suspend_power_state,
.system_reset = imx_system_reset, .system_reset = imx_system_reset,
.system_off = imx_system_off, .system_off = imx_system_off,

2
plat/imx/imx8m/imx8mq/imx8mq_psci.c
View file

@ -137,7 +137,7 @@ static const plat_psci_ops_t imx_plat_psci_ops = {
.cpu_standby = imx_cpu_standby, .cpu_standby = imx_cpu_standby,
.pwr_domain_suspend = imx_domain_suspend, .pwr_domain_suspend = imx_domain_suspend,
.pwr_domain_suspend_finish = imx_domain_suspend_finish, .pwr_domain_suspend_finish = imx_domain_suspend_finish,
.pwr_domain_pwr_down_wfi = imx_pwr_domain_pwr_down_wfi, .pwr_domain_pwr_down = imx_pwr_domain_pwr_down_wfi,
.get_sys_suspend_power_state = imx_get_sys_suspend_power_state, .get_sys_suspend_power_state = imx_get_sys_suspend_power_state,
.system_reset = imx_system_reset, .system_reset = imx_system_reset,
.system_reset2 = imx_system_reset2, .system_reset2 = imx_system_reset2,

2
plat/imx/imx8ulp/imx8ulp_psci.c
View file

@ -538,7 +538,7 @@ static const plat_psci_ops_t imx_plat_psci_ops = {
.pwr_domain_suspend_finish = imx_domain_suspend_finish, .pwr_domain_suspend_finish = imx_domain_suspend_finish,
.get_sys_suspend_power_state = imx_get_sys_suspend_power_state, .get_sys_suspend_power_state = imx_get_sys_suspend_power_state,
.validate_power_state = imx_validate_power_state, .validate_power_state = imx_validate_power_state,
.pwr_domain_pwr_down_wfi = imx8ulp_pwr_domain_pwr_down_wfi, .pwr_domain_pwr_down = imx8ulp_pwr_domain_pwr_down_wfi,
}; };
int plat_setup_psci_ops(uintptr_t sec_entrypoint, int plat_setup_psci_ops(uintptr_t sec_entrypoint,

2
plat/marvell/armada/a8k/common/plat_pm.c
View file

@ -845,7 +845,7 @@ const plat_psci_ops_t plat_arm_psci_pm_ops = {
.pwr_domain_on_finish = a8k_pwr_domain_on_finish, .pwr_domain_on_finish = a8k_pwr_domain_on_finish,
.get_sys_suspend_power_state = a8k_get_sys_suspend_power_state, .get_sys_suspend_power_state = a8k_get_sys_suspend_power_state,
.pwr_domain_suspend_finish = a8k_pwr_domain_suspend_finish, .pwr_domain_suspend_finish = a8k_pwr_domain_suspend_finish,
.pwr_domain_pwr_down_wfi = a8k_pwr_domain_pwr_down_wfi, .pwr_domain_pwr_down = a8k_pwr_domain_pwr_down_wfi,
.system_off = a8k_system_off, .system_off = a8k_system_off,
.system_reset = a8k_system_reset, .system_reset = a8k_system_reset,
.validate_power_state = a8k_validate_power_state, .validate_power_state = a8k_validate_power_state,

4
plat/mediatek/lib/pm/mtk_pm.c
View file

@ -45,8 +45,8 @@ int plat_pm_ops_setup_pwr(struct plat_pm_pwr_ctrl *ops)
mtk_pm_ops.get_sys_suspend_power_state = ops->get_sys_suspend_power_state; mtk_pm_ops.get_sys_suspend_power_state = ops->get_sys_suspend_power_state;
} }
if (!mtk_pm_ops.pwr_domain_pwr_down_wfi) if (!mtk_pm_ops.pwr_domain_pwr_down)
mtk_pm_ops.pwr_domain_pwr_down_wfi = ops->pwr_domain_pwr_down_wfi; mtk_pm_ops.pwr_domain_pwr_down = ops->pwr_domain_pwr_down_wfi;
mtk_pm_status |= MTK_PM_ST_PWR_READY; mtk_pm_status |= MTK_PM_ST_PWR_READY;
#endif #endif

4
plat/nuvoton/npcm845x/npcm845x_psci.c
View file

@ -384,7 +384,7 @@ static const plat_psci_ops_t npcm845x_plat_psci_ops = {
/* For testing purposes only This PSCI states are not supported */ /* For testing purposes only This PSCI states are not supported */
.pwr_domain_off = npcm845x_pwr_domain_off, .pwr_domain_off = npcm845x_pwr_domain_off,
.pwr_domain_pwr_down_wfi = npcm845x_pwr_down_wfi, .pwr_domain_pwr_down = npcm845x_pwr_down_wfi,
}; };
/* For reference only /* For reference only
@ -400,7 +400,7 @@ static const plat_psci_ops_t npcm845x_plat_psci_ops = {
* const psci_power_state_t *target_state); * const psci_power_state_t *target_state);
* void (*pwr_domain_suspend_finish)( * void (*pwr_domain_suspend_finish)(
* const psci_power_state_t *target_state); * const psci_power_state_t *target_state);
* void __dead2 (*pwr_domain_pwr_down_wfi)( * void __dead2 (*pwr_domain_pwr_down )(
* const psci_power_state_t *target_state); * const psci_power_state_t *target_state);
* void __dead2 (*system_off)(void); * void __dead2 (*system_off)(void);
* void __dead2 (*system_reset)(void); * void __dead2 (*system_reset)(void);

2
plat/nvidia/tegra/common/tegra_pm.c
View file

@ -284,7 +284,7 @@ static plat_psci_ops_t tegra_plat_psci_ops = {
.pwr_domain_suspend = tegra_pwr_domain_suspend, .pwr_domain_suspend = tegra_pwr_domain_suspend,
.pwr_domain_on_finish = tegra_pwr_domain_on_finish, .pwr_domain_on_finish = tegra_pwr_domain_on_finish,
.pwr_domain_suspend_finish = tegra_pwr_domain_suspend_finish, .pwr_domain_suspend_finish = tegra_pwr_domain_suspend_finish,
.pwr_domain_pwr_down_wfi = tegra_pwr_domain_power_down_wfi, .pwr_domain_pwr_down = tegra_pwr_domain_power_down_wfi,
.system_off = tegra_system_off, .system_off = tegra_system_off,
.system_reset = tegra_system_reset, .system_reset = tegra_system_reset,
.validate_power_state = tegra_validate_power_state, .validate_power_state = tegra_validate_power_state,

2
plat/nxp/common/psci/plat_psci.c
View file

@ -433,7 +433,7 @@ static plat_psci_ops_t _psci_pm_ops = {
.pwr_domain_off = _pwr_domain_off, .pwr_domain_off = _pwr_domain_off,
#endif #endif
#if (SOC_CORE_OFF || SOC_CORE_PWR_DWN) #if (SOC_CORE_OFF || SOC_CORE_PWR_DWN)
.pwr_domain_pwr_down_wfi = _pwr_down_wfi, .pwr_domain_pwr_down = _pwr_down_wfi,
#endif #endif
#if (SOC_CORE_STANDBY || SOC_CORE_PWR_DWN) #if (SOC_CORE_STANDBY || SOC_CORE_PWR_DWN)
/* cpu_suspend */ /* cpu_suspend */

2
plat/qemu/common/qemu_pm.c
View file

@ -218,7 +218,7 @@ static const plat_psci_ops_t plat_qemu_psci_pm_ops = {
.cpu_standby = qemu_cpu_standby, .cpu_standby = qemu_cpu_standby,
.pwr_domain_on = qemu_pwr_domain_on, .pwr_domain_on = qemu_pwr_domain_on,
.pwr_domain_off = qemu_pwr_domain_off, .pwr_domain_off = qemu_pwr_domain_off,
.pwr_domain_pwr_down_wfi = qemu_pwr_domain_pwr_down_wfi, .pwr_domain_pwr_down = qemu_pwr_domain_pwr_down_wfi,
.pwr_domain_suspend = qemu_pwr_domain_suspend, .pwr_domain_suspend = qemu_pwr_domain_suspend,
.pwr_domain_on_finish = qemu_pwr_domain_on_finish, .pwr_domain_on_finish = qemu_pwr_domain_on_finish,
.pwr_domain_suspend_finish = qemu_pwr_domain_suspend_finish, .pwr_domain_suspend_finish = qemu_pwr_domain_suspend_finish,

2
plat/qemu/qemu_sbsa/sbsa_pm.c
View file

@ -215,7 +215,7 @@ static const plat_psci_ops_t plat_qemu_psci_pm_ops = {
.cpu_standby = qemu_cpu_standby, .cpu_standby = qemu_cpu_standby,
.pwr_domain_on = qemu_pwr_domain_on, .pwr_domain_on = qemu_pwr_domain_on,
.pwr_domain_off = qemu_pwr_domain_off, .pwr_domain_off = qemu_pwr_domain_off,
.pwr_domain_pwr_down_wfi = qemu_pwr_domain_pwr_down_wfi, .pwr_domain_pwr_down = qemu_pwr_domain_pwr_down_wfi,
.pwr_domain_suspend = qemu_pwr_domain_suspend, .pwr_domain_suspend = qemu_pwr_domain_suspend,
.pwr_domain_on_finish = qemu_pwr_domain_on_finish, .pwr_domain_on_finish = qemu_pwr_domain_on_finish,
.pwr_domain_suspend_finish = qemu_pwr_domain_suspend_finish, .pwr_domain_suspend_finish = qemu_pwr_domain_suspend_finish,

2
plat/qti/common/src/qti_pm.c
View file

@ -278,7 +278,7 @@ const plat_psci_ops_t plat_qti_psci_pm_ops = {
.pwr_domain_off = qti_node_power_off, .pwr_domain_off = qti_node_power_off,
.pwr_domain_suspend = qti_node_suspend, .pwr_domain_suspend = qti_node_suspend,
.pwr_domain_suspend_finish = qti_node_suspend_finish, .pwr_domain_suspend_finish = qti_node_suspend_finish,
.pwr_domain_pwr_down_wfi = qti_domain_power_down_wfi, .pwr_domain_pwr_down = qti_domain_power_down_wfi,
.system_off = qti_system_off, .system_off = qti_system_off,
.system_reset = qti_system_reset, .system_reset = qti_system_reset,
.get_node_hw_state = NULL, .get_node_hw_state = NULL,

2
plat/renesas/common/plat_pm.c
View file

@ -302,7 +302,7 @@ static const plat_psci_ops_t rcar_plat_psci_ops = {
.system_off = rcar_system_off, .system_off = rcar_system_off,
.system_reset = rcar_system_reset, .system_reset = rcar_system_reset,
.validate_power_state = rcar_validate_power_state, .validate_power_state = rcar_validate_power_state,
.pwr_domain_pwr_down_wfi = rcar_pwr_domain_pwr_down_wfi, .pwr_domain_pwr_down = rcar_pwr_domain_pwr_down_wfi,
#if RCAR_SYSTEM_SUSPEND #if RCAR_SYSTEM_SUSPEND
.get_sys_suspend_power_state = rcar_get_sys_suspend_power_state, .get_sys_suspend_power_state = rcar_get_sys_suspend_power_state,
#endif #endif

2
plat/rockchip/common/plat_pm.c
View file

@ -395,7 +395,7 @@ const plat_psci_ops_t plat_rockchip_psci_pm_ops = {
.pwr_domain_suspend = rockchip_pwr_domain_suspend, .pwr_domain_suspend = rockchip_pwr_domain_suspend,
.pwr_domain_on_finish = rockchip_pwr_domain_on_finish, .pwr_domain_on_finish = rockchip_pwr_domain_on_finish,
.pwr_domain_suspend_finish = rockchip_pwr_domain_suspend_finish, .pwr_domain_suspend_finish = rockchip_pwr_domain_suspend_finish,
.pwr_domain_pwr_down_wfi = rockchip_pd_pwr_down_wfi, .pwr_domain_pwr_down = rockchip_pd_pwr_down_wfi,
.system_reset = rockchip_system_reset, .system_reset = rockchip_system_reset,
.system_off = rockchip_system_poweroff, .system_off = rockchip_system_poweroff,
.validate_power_state = rockchip_validate_power_state, .validate_power_state = rockchip_validate_power_state,

2
plat/rpi/common/rpi3_pm.c
View file

@ -272,7 +272,7 @@ static const plat_psci_ops_t plat_rpi3_psci_pm_ops = {
.pwr_domain_off = rpi3_pwr_domain_off, .pwr_domain_off = rpi3_pwr_domain_off,
.pwr_domain_on = rpi3_pwr_domain_on, .pwr_domain_on = rpi3_pwr_domain_on,
.pwr_domain_on_finish = rpi3_pwr_domain_on_finish, .pwr_domain_on_finish = rpi3_pwr_domain_on_finish,
.pwr_domain_pwr_down_wfi = rpi3_pwr_down_wfi, .pwr_domain_pwr_down = rpi3_pwr_down_wfi,
.system_off = rpi3_system_off, .system_off = rpi3_system_off,
.system_reset = rpi3_system_reset, .system_reset = rpi3_system_reset,
.validate_power_state = rpi3_validate_power_state, .validate_power_state = rpi3_validate_power_state,

2
plat/socionext/uniphier/uniphier_psci.c
View file

@ -113,7 +113,7 @@ static const struct plat_psci_ops uniphier_psci_ops = {
.pwr_domain_on = uniphier_psci_pwr_domain_on, .pwr_domain_on = uniphier_psci_pwr_domain_on,
.pwr_domain_off = uniphier_psci_pwr_domain_off, .pwr_domain_off = uniphier_psci_pwr_domain_off,
.pwr_domain_on_finish = uniphier_psci_pwr_domain_on_finish, .pwr_domain_on_finish = uniphier_psci_pwr_domain_on_finish,
.pwr_domain_pwr_down_wfi = uniphier_psci_pwr_domain_pwr_down_wfi, .pwr_domain_pwr_down = uniphier_psci_pwr_domain_pwr_down_wfi,
.system_off = uniphier_psci_system_off, .system_off = uniphier_psci_system_off,
.system_reset = uniphier_psci_system_reset, .system_reset = uniphier_psci_system_reset,
}; };

2
plat/st/stm32mp1/stm32mp1_pm.c
View file

@ -215,7 +215,7 @@ static const plat_psci_ops_t stm32_psci_ops = {
.pwr_domain_suspend = stm32_pwr_domain_suspend, .pwr_domain_suspend = stm32_pwr_domain_suspend,
.pwr_domain_on_finish = stm32_pwr_domain_on_finish, .pwr_domain_on_finish = stm32_pwr_domain_on_finish,
.pwr_domain_suspend_finish = stm32_pwr_domain_suspend_finish, .pwr_domain_suspend_finish = stm32_pwr_domain_suspend_finish,
.pwr_domain_pwr_down_wfi = stm32_pwr_domain_pwr_down_wfi, .pwr_domain_pwr_down = stm32_pwr_domain_pwr_down_wfi,
.system_off = stm32_system_off, .system_off = stm32_system_off,
.system_reset = stm32_system_reset, .system_reset = stm32_system_reset,
.validate_power_state = stm32_validate_power_state, .validate_power_state = stm32_validate_power_state,

2
plat/st/stm32mp2/stm32mp2_pm.c
View file

@ -103,7 +103,7 @@ static const plat_psci_ops_t stm32_psci_ops = {
.pwr_domain_suspend = stm32_pwr_domain_suspend, .pwr_domain_suspend = stm32_pwr_domain_suspend,
.pwr_domain_on_finish = stm32_pwr_domain_on_finish, .pwr_domain_on_finish = stm32_pwr_domain_on_finish,
.pwr_domain_suspend_finish = stm32_pwr_domain_suspend_finish, .pwr_domain_suspend_finish = stm32_pwr_domain_suspend_finish,
.pwr_domain_pwr_down_wfi = stm32_pwr_domain_pwr_down_wfi, .pwr_domain_pwr_down = stm32_pwr_domain_pwr_down_wfi,
.system_off = stm32_system_off, .system_off = stm32_system_off,
.system_reset = stm32_system_reset, .system_reset = stm32_system_reset,
.validate_power_state = stm32_validate_power_state, .validate_power_state = stm32_validate_power_state,