Djam/arm-trusted-firmware
1
0
Fork 0
mirror of https://github.com/ARM-software/arm-trusted-firmware.git synced 2025-04-23 21:44:15 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

fix(rmmd): enable sme using sme_enable_per_world

Browse source 
Enable SME for RMM using sme_enable_per_world as well as sme_enable.

Signed-off-by: Arunachalam Ganapathy <arunachalam.ganapathy@arm.com>
Change-Id: I6070f4778e507ac9cbc7442e727bedad9b40e635
This commit is contained in:
Arunachalam Ganapathy 2023-11-01 19:18:41 +00:00 • committed by Soby Mathew
parent 899bcc8458
commit c0e16d30ab
1 changed files with 9 additions and 6 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

15
services/std_svc/rmmd/rmmd_main.c
View file

@ -125,17 +125,13 @@ static void manage_extensions_realm(cpu_context_t *ctx)
pmuv3_enable(ctx); pmuv3_enable(ctx);
/* /*
* If SME/SME2 is supported and enabled for NS world, then enables SME * Enable access to TPIDR2_EL0 if SME/SME2 is enabled for Non Secure world.
* for Realm world. RMM will save/restore required registers that are
* shared with SVE/FPU so that Realm can use FPU or SVE.
*/ */
if (is_feat_sme_supported()) { if (is_feat_sme_supported()) {
/* sme_enable() also enables SME2 if supported by hardware */
sme_enable(ctx); sme_enable(ctx);
} }
} }
#if IMAGE_BL31
static void manage_extensions_realm_per_world(void) static void manage_extensions_realm_per_world(void)
{ {
if (is_feat_sve_supported()) { if (is_feat_sve_supported()) {
@ -152,8 +148,15 @@ static void manage_extensions_realm_per_world(void)
sys_reg_trace_disable_per_world(&per_world_context[CPU_CONTEXT_REALM]); sys_reg_trace_disable_per_world(&per_world_context[CPU_CONTEXT_REALM]);
} }
/*
* If SME/SME2 is supported and enabled for NS world, then disable trapping
* of SME instructions for Realm world. RMM will save/restore required
* registers that are shared with SVE/FPU so that Realm can use FPU or SVE.
*/
if (is_feat_sme_supported()) {
sme_enable_per_world(&per_world_context[CPU_CONTEXT_REALM]);
}
} }
#endif /* IMAGE_BL31 */
/******************************************************************************* /*******************************************************************************
* Jump to the RMM for the first time. * Jump to the RMM for the first time.