mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-24 05:54:08 +00:00
fix(versal_net): Enable a78 errata workarounds
TF-A is reporting that erratum are missing to be enabled. Enable the Following errata workaround to Cortex-A78 AE CPU for versal_net ERRATA_A78_AE_1941500 ERRATA_A78_AE_1951502 ERRATA_A78_AE_2376748 ERRATA_A78_AE_2395408 For further information refer to https://developer.arm.com/documentation/SDEN1707912/1300/ Signed-off-by: Akshay Belsare <Akshay.Belsare@amd.com> Change-Id: Ib7fc16e035feab1dfbd88c1f8ce128b057eee86d
This commit is contained in:
parent
6047ab122c
commit
bcc6e4a02a
1 changed files with 6 additions and 0 deletions
|
@ -6,6 +6,12 @@
|
||||||
|
|
||||||
PLAT_PATH := plat/xilinx/versal_net
|
PLAT_PATH := plat/xilinx/versal_net
|
||||||
|
|
||||||
|
# A78 Erratum for SoC
|
||||||
|
ERRATA_A78_AE_1941500 := 1
|
||||||
|
ERRATA_A78_AE_1951502 := 1
|
||||||
|
ERRATA_A78_AE_2376748 := 1
|
||||||
|
ERRATA_A78_AE_2395408 := 1
|
||||||
|
|
||||||
override PROGRAMMABLE_RESET_ADDRESS := 1
|
override PROGRAMMABLE_RESET_ADDRESS := 1
|
||||||
PSCI_EXTENDED_STATE_ID := 1
|
PSCI_EXTENDED_STATE_ID := 1
|
||||||
SEPARATE_CODE_AND_RODATA := 1
|
SEPARATE_CODE_AND_RODATA := 1
|
||||||
|
|
Loading…
Add table
Reference in a new issue