Djam/arm-trusted-firmware
1
0
Fork 0
mirror of https://github.com/ARM-software/arm-trusted-firmware.git synced 2025-04-16 17:44:19 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

feat(mt8188): enable apusys domain remap

Browse source 
Enable apusys domain remap to protect no-protect memory.
  - Remap request which from domain 5 to domain 14.
  - Remap request which from domain 7 to domain 14.

Change-Id: Iccd188e3b8edbe916fa9767c841a844b66c6011f
Signed-off-by: Karl Li <karl.li@mediatek.com>
Signed-off-by: Chungying Lu <chungying.lu@mediatek.com>
This commit is contained in:
Karl Li 2023-04-27 10:38:28 +08:00 • committed by Karl Li
parent 777e3b71bb
commit b5900c92a1
5 changed files with 86 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
plat/mediatek/drivers/apusys/apusys.c
View file

@ -11,6 +11,7 @@
#include "apusys.h"
#include "apusys_devapc.h"
#include "apusys_power.h"
#include "apusys_security_ctrl_plat.h"
#include <lib/mtk_init/mtk_init.h>
#include <mtk_sip_svc.h>
@ -52,6 +53,8 @@ int apusys_init(void)
return -1;
}
apusys_security_ctrl_init();
return 0;
}
MTK_PLAT_SETUP_1_INIT(apusys_init);

43
plat/mediatek/drivers/apusys/mt8188/apusys_security_ctrl_plat.c Normal file
View file

@ -0,0 +1,43 @@
/*
* Copyright (c) 2023, MediaTek Inc. All rights reserved.
*
* SPDX-License-Identifier: BSD-3-Clause
*/
/* TF-A system header */
#include <common/debug.h>
#include <lib/mmio.h>
/* Vendor header */
#include "apusys_security_ctrl_plat.h"
static void apusys_domain_remap_init(void)
{
const uint32_t remap_domains[] = {
D0_REMAP_DOMAIN, D1_REMAP_DOMAIN, D2_REMAP_DOMAIN, D3_REMAP_DOMAIN,
D4_REMAP_DOMAIN, D5_REMAP_DOMAIN, D6_REMAP_DOMAIN, D7_REMAP_DOMAIN,
D8_REMAP_DOMAIN, D9_REMAP_DOMAIN, D10_REMAP_DOMAIN, D11_REMAP_DOMAIN,
D12_REMAP_DOMAIN, D13_REMAP_DOMAIN, D14_REMAP_DOMAIN, D15_REMAP_DOMAIN
};
uint32_t lower_domain = 0;
uint32_t higher_domain = 0;
int i;
for (i = 0; i < ARRAY_SIZE(remap_domains); i++) {
if (i < REG_DOMAIN_NUM) {
lower_domain |= (remap_domains[i] << (i * REG_DOMAIN_BITS));
} else {
higher_domain |= (remap_domains[i] <<
((i - REG_DOMAIN_NUM) * REG_DOMAIN_BITS));
}
}
mmio_write_32(SOC2APU_SET1_0, lower_domain);
mmio_write_32(SOC2APU_SET1_1, higher_domain);
mmio_setbits_32(APU_SEC_CON, DOMAIN_REMAP_SEL);
}
void apusys_security_ctrl_init(void)
{
apusys_domain_remap_init();
}

38
plat/mediatek/drivers/apusys/mt8188/apusys_security_ctrl_plat.h Normal file
View file

@ -0,0 +1,38 @@
/*
* Copyright (c) 2023, MediaTek Inc. All rights reserved.
*
* SPDX-License-Identifier: BSD-3-Clause
*/
#ifndef APUSYS_SECURITY_CTRL_PLAT_H
#define APUSYS_SECURITY_CTRL_PLAT_H
#include <platform_def.h>
#define SOC2APU_SET1_0 (APU_SEC_CON + 0x0c)
#define SOC2APU_SET1_1 (APU_SEC_CON + 0x10)
#define REG_DOMAIN_NUM (8)
#define REG_DOMAIN_BITS (4)
#define DOMAIN_REMAP_SEL BIT(6)
#define D0_REMAP_DOMAIN (0)
#define D1_REMAP_DOMAIN (1)
#define D2_REMAP_DOMAIN (2)
#define D3_REMAP_DOMAIN (3)
#define D4_REMAP_DOMAIN (4)
#define D5_REMAP_DOMAIN (14)
#define D6_REMAP_DOMAIN (6)
#define D7_REMAP_DOMAIN (14)
#define D8_REMAP_DOMAIN (8)
#define D9_REMAP_DOMAIN (9)
#define D10_REMAP_DOMAIN (10)
#define D11_REMAP_DOMAIN (11)
#define D12_REMAP_DOMAIN (12)
#define D13_REMAP_DOMAIN (13)
#define D14_REMAP_DOMAIN (14)
#define D15_REMAP_DOMAIN (15)
void apusys_security_ctrl_init(void);
#endif /* APUSYS_SECURITY_CTRL_PLAT_H */

1
plat/mediatek/drivers/apusys/mt8188/rules.mk
View file

@ -10,5 +10,6 @@ MODULE := apusys_${MTK_SOC}
LOCAL_SRCS-y := ${LOCAL_DIR}/apusys_devapc.c
LOCAL_SRCS-y += ${LOCAL_DIR}/apusys_power.c
LOCAL_SRCS-y += ${LOCAL_DIR}/apusys_security_ctrl_plat.c
$(eval $(call MAKE_MODULE,$(MODULE),$(LOCAL_SRCS-y),$(MTK_BL)))

1
plat/mediatek/mt8188/include/platform_def.h
View file

@ -36,6 +36,7 @@
#define APU_AO_CTRL (IO_PHYS + 0x090f2000)
#define APU_PLL (IO_PHYS + 0x090f3000)
#define APU_ACC (IO_PHYS + 0x090f4000)
#define APU_SEC_CON (IO_PHYS + 0x090f5000)
#define APU_ARETOP_ARE0 (IO_PHYS + 0x090f6000)
#define APU_ARETOP_ARE1 (IO_PHYS + 0x090f7000)
#define APU_ARETOP_ARE2 (IO_PHYS + 0x090f8000)