mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-17 01:54:22 +00:00
Optimize barrier usage during Cortex-A57 power down
This the patch replaces the DSB SY with DSB ISH after disabling L2 prefetches during the Cortex-A57 power down sequence. Change-Id: I048d12d830c1b974b161224eff079fb9f8ecf52d
This commit is contained in:
parent
7395a725ae
commit
b1a9631d81
1 changed files with 1 additions and 1 deletions
|
@ -57,7 +57,7 @@ func cortex_a57_disable_l2_prefetch
|
|||
bic x0, x0, x1
|
||||
msr CPUECTLR_EL1, x0
|
||||
isb
|
||||
dsb sy
|
||||
dsb ish
|
||||
ret
|
||||
|
||||
/* ---------------------------------------------
|
||||
|
|
Loading…
Add table
Reference in a new issue