mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-27 07:15:20 +00:00
fix(cpus): workaround for Cortex-A510 erratum 2666669
Cortex-A510 erratum 2666669 applies to revisions r1p1 and lower, and is fixed in r1p2. The errata is mitigated by setting IMP_CPUACTLR_EL1[38] to 1. SDEN documentation: https://developer.arm.com/documentation/SDEN1873351/latest https://developer.arm.com/documentation/SDEN1873361/latest Signed-off-by: Akram Ahmad <Akram.Ahmad@arm.com> Change-Id: Ief27e4a155e43e75f05f2710d0c7bd5da2dec43f
This commit is contained in:
parent
c45d2febb9
commit
afb5d069a6
4 changed files with 55 additions and 5 deletions
|
@ -616,6 +616,10 @@ For Cortex-A510, the following errata build flags are defined :
|
|||
Cortex-A510 CPU. This needs to applied for revisions r0p0, r0p1, r0p2,
|
||||
r0p3, r1p0, r1p1, and is fixed in r1p2.
|
||||
|
||||
- ``ERRATA_A510_2666669``: This applies errata 2666669 workaround to
|
||||
Cortex-A510 CPU. This needs to applied for revisions r0p0, r0p1, r0p2,
|
||||
r0p3, r1p0, r1p1. It is fixed in r1p2.
|
||||
|
||||
DSU Errata Workarounds
|
||||
----------------------
|
||||
|
||||
|
|
|
@ -36,5 +36,6 @@
|
|||
******************************************************************************/
|
||||
#define CORTEX_A510_CPUACTLR_EL1 S3_0_C15_C1_0
|
||||
#define CORTEX_A510_CPUACTLR_EL1_BIT_17 (ULL(1) << 17)
|
||||
#define CORTEX_A510_CPUACTLR_EL1_BIT_38 (ULL(1) << 38)
|
||||
|
||||
#endif /* CORTEX_A510_H */
|
|
@ -330,6 +330,37 @@ func check_errata_2371937
|
|||
b cpu_rev_var_ls
|
||||
endfunc check_errata_2371937
|
||||
|
||||
/* ------------------------------------------------------
|
||||
* Errata Workaround for Cortex-A510 Errata #2666669
|
||||
* This applies to revisions r1p1 and lower, and is fixed
|
||||
* in r1p2.
|
||||
* Inputs:
|
||||
* x0: variant[4:7] and revision[0:3] of current cpu.
|
||||
* Shall clobber: x0, x1, x17
|
||||
* ------------------------------------------------------
|
||||
*/
|
||||
func errata_cortex_a510_2666669_wa
|
||||
mov x17, x30
|
||||
bl check_errata_2666669
|
||||
cbz x0, 1f
|
||||
|
||||
/*
|
||||
* Workaround will set IMP_CPUACTLR_EL1[38]
|
||||
* to 0b1.
|
||||
*/
|
||||
mrs x1, CORTEX_A510_CPUACTLR_EL1
|
||||
orr x1, x1, CORTEX_A510_CPUACTLR_EL1_BIT_38
|
||||
msr CORTEX_A510_CPUACTLR_EL1, x1
|
||||
1:
|
||||
ret x17
|
||||
endfunc errata_cortex_a510_2666669_wa
|
||||
|
||||
func check_errata_2666669
|
||||
/* Applies to r1p1 and lower */
|
||||
mov x1, #0x11
|
||||
b cpu_rev_var_ls
|
||||
endfunc check_errata_2666669
|
||||
|
||||
/* ----------------------------------------------------
|
||||
* HW will do the cache maintenance while powering down
|
||||
* ----------------------------------------------------
|
||||
|
@ -361,14 +392,15 @@ func cortex_a510_errata_report
|
|||
* checking functions of each errata.
|
||||
*/
|
||||
report_errata ERRATA_A510_1922240, cortex_a510, 1922240
|
||||
report_errata ERRATA_A510_2288014, cortex_a510, 2288014
|
||||
report_errata ERRATA_A510_2042739, cortex_a510, 2042739
|
||||
report_errata ERRATA_A510_2041909, cortex_a510, 2041909
|
||||
report_errata ERRATA_A510_2250311, cortex_a510, 2250311
|
||||
report_errata ERRATA_A510_2218950, cortex_a510, 2218950
|
||||
report_errata ERRATA_A510_2042739, cortex_a510, 2042739
|
||||
report_errata ERRATA_A510_2172148, cortex_a510, 2172148
|
||||
report_errata ERRATA_A510_2218950, cortex_a510, 2218950
|
||||
report_errata ERRATA_A510_2250311, cortex_a510, 2250311
|
||||
report_errata ERRATA_A510_2288014, cortex_a510, 2288014
|
||||
report_errata ERRATA_A510_2347730, cortex_a510, 2347730
|
||||
report_errata ERRATA_A510_2371937, cortex_a510, 2371937
|
||||
report_errata ERRATA_A510_2666669, cortex_a510, 2666669
|
||||
report_errata ERRATA_DSU_2313941, cortex_a510, dsu_2313941
|
||||
|
||||
ldp x8, x30, [sp], #16
|
||||
|
@ -435,6 +467,11 @@ func cortex_a510_reset_func
|
|||
bl errata_cortex_a510_2347730_wa
|
||||
#endif
|
||||
|
||||
#if ERRATA_A510_2666669
|
||||
mov x0, x18
|
||||
bl errata_cortex_a510_2666669_wa
|
||||
#endif
|
||||
|
||||
isb
|
||||
ret x19
|
||||
endfunc cortex_a510_reset_func
|
||||
|
|
|
@ -674,6 +674,10 @@ ERRATA_A510_2347730 ?=0
|
|||
# to revisions r0p0, r0p1, r0p2, r0p3, r1p0, and r1p1. It is fixed in r1p2.
|
||||
ERRATA_A510_2371937 ?=0
|
||||
|
||||
# Flag to apply erratum 2666669 workaround during reset. This erratum applies
|
||||
# to revisions r0p0, r0p1, r0p2, r0p3, r1p0, and r1p1. It is fixed in r1p2.
|
||||
ERRATA_A510_2666669 ?=0
|
||||
|
||||
# Flag to apply DSU erratum 798953. This erratum applies to DSUs revision r0p0.
|
||||
# Applying the workaround results in higher DSU power consumption on idle.
|
||||
ERRATA_DSU_798953 ?=0
|
||||
|
@ -1272,7 +1276,11 @@ $(eval $(call add_define,ERRATA_A510_2347730))
|
|||
$(eval $(call assert_boolean,ERRATA_A510_2371937))
|
||||
$(eval $(call add_define,ERRATA_A510_2371937))
|
||||
|
||||
# Process ERRATA_DSU_798953 flag
|
||||
# Process ERRATA_A510_2666669 flag
|
||||
$(eval $(call assert_boolean,ERRATA_A510_2666669))
|
||||
$(eval $(call add_define,ERRATA_A510_2666669))
|
||||
|
||||
#Process ERRATA_DSU_798953 flag
|
||||
$(eval $(call assert_boolean,ERRATA_DSU_798953))
|
||||
$(eval $(call add_define,ERRATA_DSU_798953))
|
||||
|
||||
|
|
Loading…
Add table
Reference in a new issue