mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-17 10:04:26 +00:00
Merge changes from topic "fpga_update" into integration
* changes: feat(fpga): enable new CPU features feat(cpufeat): upgrade PMU to v8 (FEATURE_DETECTION)
This commit is contained in:
commit
aa281dd44f
3 changed files with 6 additions and 2 deletions
|
@ -289,7 +289,7 @@ void detect_arch_features(void)
|
|||
* revisions so that we catch them as they come along
|
||||
*/
|
||||
check_feature(FEAT_STATE_ALWAYS, read_feat_pmuv3_id_field(),
|
||||
"PMUv3", 1, ID_AA64DFR0_PMUVER_PMUV3P7);
|
||||
"PMUv3", 1, ID_AA64DFR0_PMUVER_PMUV3P8);
|
||||
|
||||
/* v8.1 features */
|
||||
check_feature(ENABLE_FEAT_PAN, read_feat_pan_id_field(), "PAN", 1, 3);
|
||||
|
|
|
@ -238,7 +238,7 @@
|
|||
#define ID_AA64DFR0_PMUVER_SHIFT U(8)
|
||||
#define ID_AA64DFR0_PMUVER_MASK U(0xf)
|
||||
#define ID_AA64DFR0_PMUVER_PMUV3 U(1)
|
||||
#define ID_AA64DFR0_PMUVER_PMUV3P7 U(7)
|
||||
#define ID_AA64DFR0_PMUVER_PMUV3P8 U(8)
|
||||
#define ID_AA64DFR0_PMUVER_IMP_DEF U(0xf)
|
||||
|
||||
/* ID_AA64DFR0_EL1.SEBEP definitions */
|
||||
|
|
|
@ -41,8 +41,12 @@ ENABLE_FEAT_CSV2_2 := 2
|
|||
ENABLE_FEAT_ECV := 2
|
||||
ENABLE_FEAT_FGT := 2
|
||||
ENABLE_FEAT_HCX := 2
|
||||
ENABLE_FEAT_MTE2 := 2
|
||||
ENABLE_FEAT_TCR2 := 2
|
||||
ENABLE_SYS_REG_TRACE_FOR_NS := 2
|
||||
ENABLE_TRF_FOR_NS := 2
|
||||
ENABLE_SME_FOR_NS := 2
|
||||
ENABLE_SME2_FOR_NS := 2
|
||||
|
||||
# Treating this as a memory-constrained port for now
|
||||
USE_COHERENT_MEM := 0
|
||||
|
|
Loading…
Add table
Reference in a new issue