Djam/arm-trusted-firmware
1
0
Fork 0
mirror of https://github.com/ARM-software/arm-trusted-firmware.git synced 2025-04-15 17:14:21 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

feat(nxp-clk): add get_rate for s32cc_pll_out_div

Browse source 
The get rate callback is needed for s32cc_pll_out_div to get the A53
cores and DDR rate.

Change-Id: Ife7860c9941e819b612d7948dac9843bdf0c31c4
Signed-off-by: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>
This commit is contained in:
Ghennadi Procopciuc 2025-01-13 11:38:34 +02:00
parent 7c298ebcbf
commit a762c50579
1 changed files with 54 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

54
drivers/nxp/clk/s32cc/s32cc_clk_drv.c
View file

@ -1341,6 +1341,57 @@ static int set_pll_div_freq(const struct s32cc_clk_obj *module, unsigned long ra
return 0;
}
static int get_pll_div_freq(const struct s32cc_clk_obj *module,
const struct s32cc_clk_drv *drv,
unsigned long *rate, unsigned int depth)
{
const struct s32cc_pll_out_div *pdiv = s32cc_obj2plldiv(module);
const struct s32cc_pll *pll;
unsigned int ldepth = depth;
uintptr_t pll_addr = 0UL;
unsigned long pfreq;
uint32_t pllodiv;
uint32_t dc;
int ret;
ret = update_stack_depth(&ldepth);
if (ret != 0) {
return ret;
}
pll = get_div_pll(pdiv);
if (pll == NULL) {
ERROR("The parent of the PLL DIV is invalid\n");
return -EINVAL;
}
ret = get_base_addr(pll->instance, drv, &pll_addr);
if (ret != 0) {
ERROR("Failed to detect PLL instance\n");
return -EINVAL;
}
ret = get_module_rate(pdiv->parent, drv, &pfreq, ldepth);
if (ret != 0) {
ERROR("Failed to get the frequency of PLL %" PRIxPTR "\n",
pll_addr);
return ret;
}
pllodiv = mmio_read_32(PLLDIG_PLLODIV(pll_addr, pdiv->index));
/* Disabled module */
if ((pllodiv & PLLDIG_PLLODIV_DE) == 0U) {
*rate = pdiv->freq;
return 0;
}
dc = PLLDIG_PLLODIV_DIV(pllodiv);
*rate = (pfreq * FP_PRECISION) / (dc + 1U) / FP_PRECISION;
return 0;
}
static int set_fixed_div_freq(const struct s32cc_clk_obj *module, unsigned long rate,
unsigned long *orate, unsigned int *depth)
{
@ -1584,6 +1635,9 @@ static int get_module_rate(const struct s32cc_clk_obj *module,
case s32cc_fixed_div_t:
ret = get_fixed_div_freq(module, drv, rate, ldepth);
break;
case s32cc_pll_out_div_t:
ret = get_pll_div_freq(module, drv, rate, ldepth);
break;
default:
ret = -EINVAL;
break;