mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-16 09:34:18 +00:00
chore(cpus): fix cve order in Cortex-A78C
This patch rearranges CVE-2024-5660 apply order in Cortex-A78C. Signed-off-by: Arvind Ram Prakash <arvind.ramprakash@arm.com> Change-Id: I326be1da279bd34df8667f7e957fb4a2c6913ab9
This commit is contained in:
parent
85526d4b84
commit
97b1023b46
1 changed files with 7 additions and 7 deletions
|
@ -23,13 +23,6 @@
|
|||
|
||||
cpu_reset_prologue cortex_a78c
|
||||
|
||||
/* Disable hardware page aggregation. Enables mitigation for `CVE-2024-5660` */
|
||||
workaround_reset_start cortex_a78c, CVE(2024, 5660), WORKAROUND_CVE_2024_5660
|
||||
sysreg_bit_set CORTEX_A78C_CPUECTLR_EL1, BIT(46)
|
||||
workaround_reset_end cortex_a78c, CVE(2024, 5660)
|
||||
|
||||
check_erratum_ls cortex_a78c, CVE(2024, 5660), CPU_REV(0, 2)
|
||||
|
||||
workaround_reset_start cortex_a78c, ERRATUM(1827430), ERRATA_A78C_1827430
|
||||
/* Disable allocation of splintered pages in the L2 TLB */
|
||||
sysreg_bit_set CORTEX_A78C_CPUECTLR_EL1, CORTEX_A78C_CPUECTLR_EL1_MM_ASP_EN
|
||||
|
@ -127,6 +120,13 @@ workaround_reset_start cortex_a78c, CVE(2022, 23960), WORKAROUND_CVE_2022_23960
|
|||
#endif /* IMAGE_BL31 */
|
||||
workaround_reset_end cortex_a78c, CVE(2022, 23960)
|
||||
|
||||
/* Disable hardware page aggregation. Enables mitigation for `CVE-2024-5660` */
|
||||
workaround_reset_start cortex_a78c, CVE(2024, 5660), WORKAROUND_CVE_2024_5660
|
||||
sysreg_bit_set CORTEX_A78C_CPUECTLR_EL1, BIT(46)
|
||||
workaround_reset_end cortex_a78c, CVE(2024, 5660)
|
||||
|
||||
check_erratum_ls cortex_a78c, CVE(2024, 5660), CPU_REV(0, 2)
|
||||
|
||||
cpu_reset_func_start cortex_a78c
|
||||
cpu_reset_func_end cortex_a78c
|
||||
|
||||
|
|
Loading…
Add table
Reference in a new issue