mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-19 02:54:24 +00:00
Merge changes from topic "stm32mp15-dt-updates" into integration
* changes: refactor(stm32mp15-fdts): remove timers15 node refactor(stm32mp15-fdts): remove unused secure-status properties refactor(stm32mp15-fdts): remove RCC secure-status
This commit is contained in:
commit
8a858913b1
7 changed files with 0 additions and 15 deletions
|
@ -163,7 +163,6 @@
|
|||
&iwdg2 {
|
||||
timeout-sec = <32>;
|
||||
status = "okay";
|
||||
secure-status = "okay";
|
||||
};
|
||||
|
||||
&pwr_regulators {
|
||||
|
@ -172,7 +171,6 @@
|
|||
};
|
||||
|
||||
&rcc {
|
||||
secure-status = "disabled";
|
||||
st,clksrc = <
|
||||
CLK_MPU_PLL1P
|
||||
CLK_AXI_PLL2P
|
||||
|
|
|
@ -201,7 +201,6 @@
|
|||
};
|
||||
|
||||
&rcc {
|
||||
secure-status = "disabled";
|
||||
st,clksrc = <
|
||||
CLK_MPU_PLL1P
|
||||
CLK_AXI_PLL2P
|
||||
|
|
|
@ -203,7 +203,6 @@
|
|||
};
|
||||
|
||||
&rcc {
|
||||
secure-status = "disabled";
|
||||
st,clksrc = <
|
||||
CLK_MPU_PLL1P
|
||||
CLK_AXI_PLL2P
|
||||
|
|
|
@ -160,7 +160,6 @@
|
|||
&iwdg2 {
|
||||
timeout-sec = <32>;
|
||||
status = "okay";
|
||||
secure-status = "okay";
|
||||
};
|
||||
|
||||
&pwr_regulators {
|
||||
|
@ -187,7 +186,6 @@
|
|||
};
|
||||
|
||||
&rcc {
|
||||
secure-status = "disabled";
|
||||
st,clksrc = <
|
||||
CLK_MPU_PLL1P
|
||||
CLK_AXI_PLL2P
|
||||
|
|
|
@ -155,7 +155,6 @@
|
|||
&iwdg2 {
|
||||
timeout-sec = <32>;
|
||||
status = "okay";
|
||||
secure-status = "okay";
|
||||
};
|
||||
|
||||
&pwr_regulators {
|
||||
|
@ -182,7 +181,6 @@
|
|||
};
|
||||
|
||||
&rcc {
|
||||
secure-status = "disabled";
|
||||
st,clksrc = <
|
||||
CLK_MPU_PLL1P
|
||||
CLK_AXI_PLL2P
|
||||
|
|
|
@ -180,7 +180,6 @@
|
|||
&iwdg2 {
|
||||
timeout-sec = <32>;
|
||||
status = "okay";
|
||||
secure-status = "okay";
|
||||
};
|
||||
|
||||
&pwr_regulators {
|
||||
|
@ -189,7 +188,6 @@
|
|||
};
|
||||
|
||||
&rcc {
|
||||
secure-status = "disabled";
|
||||
st,clksrc = <
|
||||
CLK_MPU_PLL1P
|
||||
CLK_AXI_PLL2P
|
||||
|
@ -304,10 +302,6 @@
|
|||
status = "okay";
|
||||
};
|
||||
|
||||
&timers15 {
|
||||
secure-status = "okay";
|
||||
};
|
||||
|
||||
&uart4 {
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&uart4_pins_a>;
|
||||
|
|
|
@ -181,7 +181,6 @@
|
|||
|
||||
/* CLOCK init */
|
||||
&rcc {
|
||||
secure-status = "disabled";
|
||||
st,clksrc = <
|
||||
CLK_MPU_PLL1P
|
||||
CLK_AXI_PLL2P
|
||||
|
|
Loading…
Add table
Reference in a new issue