Merge "fix(pmu): fix breakage on ARMv7 CPUs with SP_min as BL32" into integration

This commit is contained in:
Yann Gautier 2024-04-19 14:04:52 +02:00 committed by TrustedFirmware Code Review
commit 85658c5695
2 changed files with 3 additions and 9 deletions

View file

@ -149,11 +149,9 @@ static void enable_extensions_nonsecure(bool el2_unused)
trf_init_el3();
}
/*
* Also applies to PMU < v3. The PMU is only disabled for EL3 and Secure
* state execution. This does not affect lower NS ELs.
*/
if (read_feat_pmuv3_id_field() >= 3U) {
pmuv3_init_el3();
}
#endif /* IMAGE_BL32 */
}

View file

@ -25,10 +25,6 @@ static u_register_t mtpmu_disable_el3(u_register_t sdcr)
return sdcr;
}
/*
* Applies to all PMU versions. Name is PMUv3 for compatibility with aarch64 and
* to not clash with platforms which reuse the PMU name
*/
void pmuv3_init_el3(void)
{
u_register_t sdcr = read_sdcr();