mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-24 13:55:56 +00:00
Merge pull request #1791 from antonio-nino-diaz-arm/an/rk-gic
rockchip: Fix GICv2 interrupts
This commit is contained in:
commit
7e9b0c8eef
3 changed files with 12 additions and 17 deletions
|
@ -1,5 +1,5 @@
|
||||||
/*
|
/*
|
||||||
* Copyright (c) 2016, ARM Limited and Contributors. All rights reserved.
|
* Copyright (c) 2016-2019, ARM Limited and Contributors. All rights reserved.
|
||||||
*
|
*
|
||||||
* SPDX-License-Identifier: BSD-3-Clause
|
* SPDX-License-Identifier: BSD-3-Clause
|
||||||
*/
|
*/
|
||||||
|
@ -22,11 +22,10 @@
|
||||||
#pragma weak plat_rockchip_gic_pcpu_init
|
#pragma weak plat_rockchip_gic_pcpu_init
|
||||||
|
|
||||||
/******************************************************************************
|
/******************************************************************************
|
||||||
* On a GICv2 system, the Group 1 secure interrupts are treated as Group 0
|
* List of interrupts.
|
||||||
* interrupts.
|
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
static const interrupt_prop_t g0_interrupt_props[] = {
|
static const interrupt_prop_t g0_interrupt_props[] = {
|
||||||
PLAT_RK_GICV2_G1S_IRQS
|
PLAT_RK_GICV2_G0_IRQS
|
||||||
};
|
};
|
||||||
|
|
||||||
/*
|
/*
|
||||||
|
|
|
@ -1,5 +1,5 @@
|
||||||
/*
|
/*
|
||||||
* Copyright (c) 2017, ARM Limited and Contributors. All rights reserved.
|
* Copyright (c) 2017-2019, ARM Limited and Contributors. All rights reserved.
|
||||||
*
|
*
|
||||||
* SPDX-License-Identifier: BSD-3-Clause
|
* SPDX-License-Identifier: BSD-3-Clause
|
||||||
*/
|
*/
|
||||||
|
@ -131,15 +131,13 @@
|
||||||
#define RK_IRQ_SEC_SGI_7 15
|
#define RK_IRQ_SEC_SGI_7 15
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Define a list of Group 1 Secure and Group 0 interrupts as per GICv3
|
* Define a list of Group 0 interrupts.
|
||||||
* terminology. On a GICv2 system or mode, the lists will be merged and treated
|
|
||||||
* as Group 0 interrupts.
|
|
||||||
*/
|
*/
|
||||||
#define PLAT_RK_GICV2_G1S_IRQS \
|
#define PLAT_RK_GICV2_G0_IRQS \
|
||||||
INTR_PROP_DESC(RK_IRQ_SEC_PHY_TIMER, GIC_HIGHEST_SEC_PRIORITY, \
|
INTR_PROP_DESC(RK_IRQ_SEC_PHY_TIMER, GIC_HIGHEST_SEC_PRIORITY, \
|
||||||
GICV2_INTR_GROUP1, GIC_INTR_CFG_LEVEL), \
|
GICV2_INTR_GROUP0, GIC_INTR_CFG_LEVEL), \
|
||||||
INTR_PROP_DESC(RK_IRQ_SEC_SGI_6, GIC_HIGHEST_SEC_PRIORITY, \
|
INTR_PROP_DESC(RK_IRQ_SEC_SGI_6, GIC_HIGHEST_SEC_PRIORITY, \
|
||||||
GICV2_INTR_GROUP1, GIC_INTR_CFG_LEVEL)
|
GICV2_INTR_GROUP0, GIC_INTR_CFG_LEVEL)
|
||||||
|
|
||||||
#define SHARE_MEM_BASE 0x100000/* [1MB, 1MB+60K]*/
|
#define SHARE_MEM_BASE 0x100000/* [1MB, 1MB+60K]*/
|
||||||
#define SHARE_MEM_PAGE_NUM 15
|
#define SHARE_MEM_PAGE_NUM 15
|
||||||
|
|
|
@ -1,5 +1,5 @@
|
||||||
/*
|
/*
|
||||||
* Copyright (c) 2016, ARM Limited and Contributors. All rights reserved.
|
* Copyright (c) 2016-2019, ARM Limited and Contributors. All rights reserved.
|
||||||
*
|
*
|
||||||
* SPDX-License-Identifier: BSD-3-Clause
|
* SPDX-License-Identifier: BSD-3-Clause
|
||||||
*/
|
*/
|
||||||
|
@ -96,12 +96,10 @@
|
||||||
#define RK_IRQ_SEC_SGI_7 15
|
#define RK_IRQ_SEC_SGI_7 15
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Define a list of Group 1 Secure and Group 0 interrupts as per GICv3
|
* Define a list of Group 0 interrupts.
|
||||||
* terminology. On a GICv2 system or mode, the lists will be merged and treated
|
|
||||||
* as Group 0 interrupts.
|
|
||||||
*/
|
*/
|
||||||
#define PLAT_RK_GICV2_G1S_IRQS \
|
#define PLAT_RK_GICV2_G0_IRQS \
|
||||||
INTR_PROP_DESC(RK_IRQ_SEC_PHY_TIMER, GIC_HIGHEST_SEC_PRIORITY, \
|
INTR_PROP_DESC(RK_IRQ_SEC_PHY_TIMER, GIC_HIGHEST_SEC_PRIORITY, \
|
||||||
GICV2_INTR_GROUP1, GIC_INTR_CFG_LEVEL)
|
GICV2_INTR_GROUP0, GIC_INTR_CFG_LEVEL)
|
||||||
|
|
||||||
#endif /* RK3368_DEF_H */
|
#endif /* RK3368_DEF_H */
|
||||||
|
|
Loading…
Add table
Reference in a new issue