mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-19 11:04:20 +00:00
ti: k3: common: Use coherent memory for shared data
HW_ASSISTED_COHERENCY implies something stronger than just hardware coherent interconnect, specifically a DynamIQ capable ARM core. For K3, lets use WARMBOOT_ENABLE_DCACHE_EARLY to enable caches early and then let the caches get shut off on powerdown, to prevent data corruption we also need to USE_COHERENT_MEM so that any accesses to shared memory after this point is only to memory that is set as non-cached for all cores. Change-Id: Ib9337f012df0e0388237942607c501b6f3e2a949 Signed-off-by: Andrew F. Davis <afd@ti.com>
This commit is contained in:
parent
49d969bbb3
commit
65f7b81728
1 changed files with 2 additions and 2 deletions
|
@ -12,8 +12,8 @@ COLD_BOOT_SINGLE_CPU := 1
|
||||||
PROGRAMMABLE_RESET_ADDRESS:= 1
|
PROGRAMMABLE_RESET_ADDRESS:= 1
|
||||||
|
|
||||||
# System coherency is managed in hardware
|
# System coherency is managed in hardware
|
||||||
HW_ASSISTED_COHERENCY := 1
|
WARMBOOT_ENABLE_DCACHE_EARLY := 1
|
||||||
USE_COHERENT_MEM := 0
|
USE_COHERENT_MEM := 1
|
||||||
|
|
||||||
# A53 erratum for SoC. (enable them all)
|
# A53 erratum for SoC. (enable them all)
|
||||||
ERRATA_A53_826319 := 1
|
ERRATA_A53_826319 := 1
|
||||||
|
|
Loading…
Add table
Reference in a new issue