mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-17 01:54:22 +00:00
fix(errata): workaround for Neoverse-N2 erratum 2242400
Neoverse-N2 erratum 2242400 is a Cat B erratum that applies to revision r0p0 of CPU. It is still open. The workaround is to set CPUACTLR5_EL1[17] to 1'b1 followed by setting few system control registers to specific values as per attached SDEN document. SDEN can be found here: https://developer.arm.com/documentation/SDEN1982442/latest Signed-off-by: nayanpatel-arm <nayankumar.patel@arm.com> Change-Id: I6a9cb4a23238b8b511802a1ee9fcc5b207137649
This commit is contained in:
parent
c948185c97
commit
603806d137
4 changed files with 59 additions and 4 deletions
|
@ -426,6 +426,9 @@ For Neoverse N2, the following errata build flags are defined :
|
|||
- ``ERRATA_N2_2138958``: This applies errata 2138958 workaround to Neoverse-N2
|
||||
CPU. This needs to be enabled for revision r0p0 of the CPU and is still open.
|
||||
|
||||
- ``ERRATA_N2_2242400``: This applies errata 2242400 workaround to Neoverse-N2
|
||||
CPU. This needs to be enabled for revision r0p0 of the CPU and is still open.
|
||||
|
||||
DSU Errata Workarounds
|
||||
----------------------
|
||||
|
||||
|
|
|
@ -42,6 +42,7 @@
|
|||
#define NEOVERSE_N2_CPUACTLR5_EL1 S3_0_C15_C8_0
|
||||
#define NEOVERSE_N2_CPUACTLR5_EL1_BIT_44 (ULL(1) << 44)
|
||||
#define NEOVERSE_N2_CPUACTLR5_EL1_BIT_13 (ULL(1) << 13)
|
||||
#define NEOVERSE_N2_CPUACTLR5_EL1_BIT_17 (ULL(1) << 17)
|
||||
|
||||
/*******************************************************************************
|
||||
* CPU Auxiliary Control register specific definitions.
|
||||
|
|
|
@ -268,6 +268,43 @@ func check_errata_2138958
|
|||
b cpu_rev_var_ls
|
||||
endfunc check_errata_2138958
|
||||
|
||||
/* --------------------------------------------------
|
||||
* Errata Workaround for Neoverse N2 Erratum 2242400.
|
||||
* This applies to revision r0p0 of Neoverse N2. it is still open.
|
||||
* Inputs:
|
||||
* x0: variant[4:7] and revision[0:3] of current cpu.
|
||||
* Shall clobber: x0-x1, x17
|
||||
* --------------------------------------------------
|
||||
*/
|
||||
func errata_n2_2242400_wa
|
||||
/* Check revision. */
|
||||
mov x17, x30
|
||||
bl check_errata_2242400
|
||||
cbz x0, 1f
|
||||
|
||||
/* Apply instruction patching sequence */
|
||||
mrs x1, NEOVERSE_N2_CPUACTLR5_EL1
|
||||
orr x1, x1, NEOVERSE_N2_CPUACTLR5_EL1_BIT_17
|
||||
msr NEOVERSE_N2_CPUACTLR5_EL1, x1
|
||||
ldr x0, =0x2
|
||||
msr S3_6_c15_c8_0, x0
|
||||
ldr x0, =0x10F600E000
|
||||
msr S3_6_c15_c8_2, x0
|
||||
ldr x0, =0x10FF80E000
|
||||
msr S3_6_c15_c8_3, x0
|
||||
ldr x0, =0x80000000003FF
|
||||
msr S3_6_c15_c8_1, x0
|
||||
isb
|
||||
1:
|
||||
ret x17
|
||||
endfunc errata_n2_2242400_wa
|
||||
|
||||
func check_errata_2242400
|
||||
/* Applies to r0p0 */
|
||||
mov x1, #0x00
|
||||
b cpu_rev_var_ls
|
||||
endfunc check_errata_2242400
|
||||
|
||||
/* -------------------------------------------
|
||||
* The CPU Ops reset function for Neoverse N2.
|
||||
* -------------------------------------------
|
||||
|
@ -294,13 +331,13 @@ func neoverse_n2_reset_func
|
|||
#endif
|
||||
|
||||
#if ERRATA_N2_2025414
|
||||
mov x0, x18
|
||||
bl errata_n2_2025414_wa
|
||||
mov x0, x18
|
||||
bl errata_n2_2025414_wa
|
||||
#endif
|
||||
|
||||
#if ERRATA_N2_2189731
|
||||
mov x0, x18
|
||||
bl errata_n2_2189731_wa
|
||||
mov x0, x18
|
||||
bl errata_n2_2189731_wa
|
||||
#endif
|
||||
|
||||
|
||||
|
@ -324,6 +361,11 @@ func neoverse_n2_reset_func
|
|||
bl errata_n2_2138958_wa
|
||||
#endif
|
||||
|
||||
#if ERRATA_N2_2242400
|
||||
mov x0, x18
|
||||
bl errata_n2_2242400_wa
|
||||
#endif
|
||||
|
||||
#if ENABLE_AMU
|
||||
/* Make sure accesses from EL0/EL1 and EL2 are not trapped to EL3 */
|
||||
mrs x0, cptr_el3
|
||||
|
@ -392,6 +434,7 @@ func neoverse_n2_errata_report
|
|||
report_errata ERRATA_N2_2138953, neoverse_n2, 2138953
|
||||
report_errata ERRATA_N2_2242415, neoverse_n2, 2242415
|
||||
report_errata ERRATA_N2_2138958, neoverse_n2, 2138958
|
||||
report_errata ERRATA_N2_2242400, neoverse_n2, 2242400
|
||||
|
||||
ldp x8, x30, [sp], #16
|
||||
ret
|
||||
|
|
|
@ -469,6 +469,10 @@ ERRATA_N2_2242415 ?=0
|
|||
# to revision r0p0 of the Neoverse N2 cpu and is still open.
|
||||
ERRATA_N2_2138958 ?=0
|
||||
|
||||
# Flag to apply erratum 2242400 workaround during reset. This erratum applies
|
||||
# to revision r0p0 of the Neoverse N2 cpu and is still open.
|
||||
ERRATA_N2_2242400 ?=0
|
||||
|
||||
# Flag to apply erratum 2055002 workaround during reset. This erratum applies
|
||||
# to revision r1p0, r2p0 of the Cortex-A710 cpu and is still open.
|
||||
ERRATA_A710_2055002 ?=0
|
||||
|
@ -878,6 +882,10 @@ $(eval $(call add_define,ERRATA_N2_2242415))
|
|||
$(eval $(call assert_boolean,ERRATA_N2_2138958))
|
||||
$(eval $(call add_define,ERRATA_N2_2138958))
|
||||
|
||||
# Process ERRATA_N2_2242400 flag
|
||||
$(eval $(call assert_boolean,ERRATA_N2_2242400))
|
||||
$(eval $(call add_define,ERRATA_N2_2242400))
|
||||
|
||||
# Process ERRATA_A710_2055002 flag
|
||||
$(eval $(call assert_boolean,ERRATA_A710_2055002))
|
||||
$(eval $(call add_define,ERRATA_A710_2055002))
|
||||
|
|
Loading…
Add table
Reference in a new issue