mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-05-08 10:08:47 +00:00
feat(st-ddr): add read valid training support
Add the read data eye training = training for optimal read valid placement (RVTRN) when the built-in calibration is executed for LPDDR2 and LPDDR3. Signed-off-by: Nicolas Le Bayon <nicolas.le.bayon@st.com> Change-Id: I7ac1c77c21ebc30315b532741f2f255c2312d5b2
This commit is contained in:
parent
26cf5cf6d6
commit
5def13eb01
2 changed files with 9 additions and 3 deletions
|
@ -868,9 +868,14 @@ void stm32mp1_ddr_init(struct ddr_info *priv,
|
|||
/*
|
||||
* 10. configure PUBL PIR register to specify which training step
|
||||
* to run
|
||||
* Warning : RVTRN is not supported by this PUBL
|
||||
* RVTRN is executed only on LPDDR2/LPDDR3
|
||||
*/
|
||||
stm32mp1_ddrphy_init(priv->phy, DDRPHYC_PIR_QSTRN);
|
||||
pir = DDRPHYC_PIR_QSTRN;
|
||||
if ((config->c_reg.mstr & DDRCTRL_MSTR_DDR3) == 0U) {
|
||||
pir |= DDRPHYC_PIR_RVTRN;
|
||||
}
|
||||
|
||||
stm32mp1_ddrphy_init(priv->phy, pir);
|
||||
|
||||
/* 11. monitor PUB PGSR.IDONE to poll cpmpletion of training sequence */
|
||||
stm32mp1_ddrphy_idone_wait(priv->phy);
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue