mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-08 05:43:53 +00:00
feat(cpufeat): upgrade PMU to v8 (FEATURE_DETECTION)
The ARMv8 ARM J.a describes the ID_AA64DFR0_EL1.PMUver field as allowing a maximum version number of 8 now. The added features extend the Common event number space and clarify on some UNPREDICTABLE behaviour. None of this affects TF-A or any system registers, so just increase the maximum known version number to let the FEATURE_DETECTION test pass on ARMv8.8 implementations. Change-Id: Icab48630c1635bcd78a710b443f0db01b8ff7c9b Signed-off-by: Andre Przywara <andre.przywara@arm.com>
This commit is contained in:
parent
0567eca0b9
commit
515d2d46a3
2 changed files with 2 additions and 2 deletions
|
@ -289,7 +289,7 @@ void detect_arch_features(void)
|
|||
* revisions so that we catch them as they come along
|
||||
*/
|
||||
check_feature(FEAT_STATE_ALWAYS, read_feat_pmuv3_id_field(),
|
||||
"PMUv3", 1, ID_AA64DFR0_PMUVER_PMUV3P7);
|
||||
"PMUv3", 1, ID_AA64DFR0_PMUVER_PMUV3P8);
|
||||
|
||||
/* v8.1 features */
|
||||
check_feature(ENABLE_FEAT_PAN, read_feat_pan_id_field(), "PAN", 1, 3);
|
||||
|
|
|
@ -238,7 +238,7 @@
|
|||
#define ID_AA64DFR0_PMUVER_SHIFT U(8)
|
||||
#define ID_AA64DFR0_PMUVER_MASK U(0xf)
|
||||
#define ID_AA64DFR0_PMUVER_PMUV3 U(1)
|
||||
#define ID_AA64DFR0_PMUVER_PMUV3P7 U(7)
|
||||
#define ID_AA64DFR0_PMUVER_PMUV3P8 U(8)
|
||||
#define ID_AA64DFR0_PMUVER_IMP_DEF U(0xf)
|
||||
|
||||
/* ID_AA64DFR0_EL1.SEBEP definitions */
|
||||
|
|
Loading…
Add table
Reference in a new issue