mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-05-09 02:51:21 +00:00
Switch AARCH32/AARCH64 to __aarch64__
NOTE: AARCH32/AARCH64 macros are now deprecated in favor of __aarch64__. All common C compilers pre-define the same macros to signal which architecture the code is being compiled for: __arm__ for AArch32 (or earlier versions) and __aarch64__ for AArch64. There's no need for TF-A to define its own custom macros for this. In order to unify code with the export headers (which use __aarch64__ to avoid another dependency), let's deprecate the AARCH32 and AARCH64 macros and switch the code base over to the pre-defined standard macro. (Since it is somewhat unintuitive that __arm__ only means AArch32, let's standardize on only using __aarch64__.) Change-Id: Ic77de4b052297d77f38fc95f95f65a8ee70cf200 Signed-off-by: Julius Werner <jwerner@chromium.org>
This commit is contained in:
parent
d5dfdeb65f
commit
402b3cf876
65 changed files with 272 additions and 272 deletions
|
@ -136,25 +136,7 @@ int xlat_change_mem_attributes(uintptr_t base_va, size_t size, uint32_t attr)
|
|||
#define MAX_PHYS_ADDR tf_xlat_ctx.max_pa
|
||||
#endif
|
||||
|
||||
#ifdef AARCH32
|
||||
|
||||
void enable_mmu_svc_mon(unsigned int flags)
|
||||
{
|
||||
setup_mmu_cfg((uint64_t *)&mmu_cfg_params, flags,
|
||||
tf_xlat_ctx.base_table, MAX_PHYS_ADDR,
|
||||
tf_xlat_ctx.va_max_address, EL1_EL0_REGIME);
|
||||
enable_mmu_direct_svc_mon(flags);
|
||||
}
|
||||
|
||||
void enable_mmu_hyp(unsigned int flags)
|
||||
{
|
||||
setup_mmu_cfg((uint64_t *)&mmu_cfg_params, flags,
|
||||
tf_xlat_ctx.base_table, MAX_PHYS_ADDR,
|
||||
tf_xlat_ctx.va_max_address, EL2_REGIME);
|
||||
enable_mmu_direct_hyp(flags);
|
||||
}
|
||||
|
||||
#else
|
||||
#ifdef __aarch64__
|
||||
|
||||
void enable_mmu_el1(unsigned int flags)
|
||||
{
|
||||
|
@ -180,4 +162,22 @@ void enable_mmu_el3(unsigned int flags)
|
|||
enable_mmu_direct_el3(flags);
|
||||
}
|
||||
|
||||
#endif /* AARCH32 */
|
||||
#else /* !__aarch64__ */
|
||||
|
||||
void enable_mmu_svc_mon(unsigned int flags)
|
||||
{
|
||||
setup_mmu_cfg((uint64_t *)&mmu_cfg_params, flags,
|
||||
tf_xlat_ctx.base_table, MAX_PHYS_ADDR,
|
||||
tf_xlat_ctx.va_max_address, EL1_EL0_REGIME);
|
||||
enable_mmu_direct_svc_mon(flags);
|
||||
}
|
||||
|
||||
void enable_mmu_hyp(unsigned int flags)
|
||||
{
|
||||
setup_mmu_cfg((uint64_t *)&mmu_cfg_params, flags,
|
||||
tf_xlat_ctx.base_table, MAX_PHYS_ADDR,
|
||||
tf_xlat_ctx.va_max_address, EL2_REGIME);
|
||||
enable_mmu_direct_hyp(flags);
|
||||
}
|
||||
|
||||
#endif /* __aarch64__ */
|
||||
|
|
|
@ -97,7 +97,7 @@ static void xlat_desc_print(const xlat_ctx_t *ctx, uint64_t desc)
|
|||
|
||||
printf(((LOWER_ATTRS(NS) & desc) != 0ULL) ? "-NS" : "-S");
|
||||
|
||||
#ifdef AARCH64
|
||||
#ifdef __aarch64__
|
||||
/* Check Guarded Page bit */
|
||||
if ((desc & GP) != 0ULL) {
|
||||
printf("-GP");
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue