mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-19 02:54:24 +00:00
feat(plat/nxp/ls1028ardb): add ls1028ardb board support
The LS1028A reference design board (RDB) is a computing,
evaluation, and development platform that supports industrial
IoT applications, human machine interface solutions, and
industrial networking.
It supports the following features:
1. Layerscape LS1028A dual-core processor based on Cortex-A72
at 1.3 GHz.
2. 4 GB DDR4 SDRAM w/ECC
3. Support Ethernet:
1) x1 RJ45 connector for 1Gbps Ethernet support w/TSN, 1588
2) x4 RJ45 connector for 1Gbps Ethernet switch support w/TSN,
1588 (QSGMII)
3. With Basic Peripherals and Interconnect
2x M.2 Type E slots with PCIe Gen 3.0 x1
1x M.2 Type B slot with SATA 3.0 (resistor mux with 1 Type E slot)
1x Type A USB 3.0 super-speed port
1x Type C USB 3.0 super-speed port
1x DisplayPort interface
2x DB9 RS232 serial ports
2x DB9 CAN interfaces
1x 3.5 mm audio out
2x MikroBUS™ sockets
Signed-off-by: Ruchika Gupta <ruchika.gupta@nxp.com>
Signed-off-by: York Sun <york.sun@nxp.com>
Signed-off-by: Pankaj Gupta <pankaj.gupta@nxp.com>
Signed-off-by: Jiafei Pan <Jiafei.Pan@nxp.com>
Signed-off-by: Yangbo Lu <yangbo.lu@nxp.com>
Change-Id: I48ee254a488ae4af227641da3875a1e9a63a720c
This commit is contained in:
Jiafei Pan
parent
9d250f03d7
commit
34e2112d1a
6 changed files with 351 additions and 0 deletions
185
plat/nxp/soc-ls1028a/ls1028ardb/ddr_init.c
Normal file
185
plat/nxp/soc-ls1028a/ls1028ardb/ddr_init.c
Normal file
|
|
@ -0,0 +1,185 @@
|
|||
/*
|
||||
* Copyright 2018-2021 NXP
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
#include <string.h>
|
||||
|
||||
#include <common/debug.h>
|
||||
#include <ddr.h>
|
||||
#include <lib/utils.h>
|
||||
|
||||
#include <platform_def.h>
|
||||
|
||||
#ifdef CONFIG_STATIC_DDR
|
||||
const struct ddr_cfg_regs static_1600 = {
|
||||
.cs[0].config = U(0x80040422),
|
||||
.cs[0].bnds = U(0xFF),
|
||||
.sdram_cfg[0] = U(0xE50C0004),
|
||||
.sdram_cfg[1] = U(0x401100),
|
||||
.timing_cfg[0] = U(0x91550018),
|
||||
.timing_cfg[1] = U(0xBAB40C42),
|
||||
.timing_cfg[2] = U(0x48C111),
|
||||
.timing_cfg[3] = U(0x1111000),
|
||||
.timing_cfg[4] = U(0x2),
|
||||
.timing_cfg[5] = U(0x3401400),
|
||||
.timing_cfg[7] = U(0x23300000),
|
||||
.timing_cfg[8] = U(0x2114600),
|
||||
.sdram_mode[0] = U(0x3010210),
|
||||
.sdram_mode[9] = U(0x4000000),
|
||||
.sdram_mode[8] = U(0x500),
|
||||
.sdram_mode[2] = U(0x10210),
|
||||
.sdram_mode[10] = U(0x400),
|
||||
.sdram_mode[11] = U(0x4000000),
|
||||
.sdram_mode[4] = U(0x10210),
|
||||
.sdram_mode[12] = U(0x400),
|
||||
.sdram_mode[13] = U(0x4000000),
|
||||
.sdram_mode[6] = U(0x10210),
|
||||
.sdram_mode[14] = U(0x400),
|
||||
.sdram_mode[15] = U(0x4000000),
|
||||
.interval = U(0x18600618),
|
||||
.data_init = U(0xdeadbeef),
|
||||
.zq_cntl = U(0x8A090705),
|
||||
.clk_cntl = U(0x2000000),
|
||||
.cdr[0] = U(0x80040000),
|
||||
.cdr[1] = U(0xA181),
|
||||
.wrlvl_cntl[0] = U(0x8675F605),
|
||||
.wrlvl_cntl[1] = U(0x6070700),
|
||||
.wrlvl_cntl[2] = U(0x0000008),
|
||||
.dq_map[0] = U(0x5b65b658),
|
||||
.dq_map[1] = U(0xd96d8000),
|
||||
.dq_map[2] = U(0),
|
||||
.dq_map[3] = U(0x1600000),
|
||||
.debug[28] = U(0x00700046),
|
||||
};
|
||||
|
||||
unsigned long long board_static_ddr(struct ddr_info *priv)
|
||||
{
|
||||
memcpy(&priv->ddr_reg, &static_1600, sizeof(static_1600));
|
||||
return ULL(0x100000000);
|
||||
}
|
||||
|
||||
#else
|
||||
|
||||
static const struct rc_timing rcz[] = {
|
||||
{1600, 8, 5},
|
||||
{}
|
||||
};
|
||||
|
||||
static const struct board_timing ram[] = {
|
||||
{0x1f, rcz, 0x1020200, 0x00000003},
|
||||
};
|
||||
|
||||
int ddr_board_options(struct ddr_info *priv)
|
||||
{
|
||||
int ret;
|
||||
struct memctl_opt *popts = &priv->opt;
|
||||
|
||||
ret = cal_board_params(priv, ram, ARRAY_SIZE(ram));
|
||||
if (ret != 0) {
|
||||
return ret;
|
||||
}
|
||||
|
||||
popts->bstopre = U(0x40); /* precharge value */
|
||||
popts->half_strength_drive_en = 1;
|
||||
popts->cpo_sample = U(0x46);
|
||||
popts->ddr_cdr1 = DDR_CDR1_DHC_EN |
|
||||
DDR_CDR1_ODT(DDR_CDR_ODT_80ohm);
|
||||
popts->ddr_cdr2 = DDR_CDR2_ODT(DDR_CDR_ODT_80ohm) |
|
||||
DDR_CDR2_VREF_OVRD(70); /* Vref = 70% */
|
||||
|
||||
popts->addr_hash = 1; /* address hashing */
|
||||
return 0;
|
||||
}
|
||||
|
||||
/* DDR model number: MT40A1G8SA-075:E */
|
||||
struct dimm_params ddr_raw_timing = {
|
||||
.n_ranks = U(1),
|
||||
.rank_density = ULL(4294967296),
|
||||
.capacity = ULL(4294967296),
|
||||
.primary_sdram_width = U(32),
|
||||
.ec_sdram_width = U(4),
|
||||
.rdimm = U(0),
|
||||
.mirrored_dimm = U(0),
|
||||
.n_row_addr = U(16),
|
||||
.n_col_addr = U(10),
|
||||
.bank_group_bits = U(2),
|
||||
.edc_config = U(2),
|
||||
.burst_lengths_bitmask = U(0x0c),
|
||||
.tckmin_x_ps = 750,
|
||||
.tckmax_ps = 1900,
|
||||
.caslat_x = U(0x0001FFE00),
|
||||
.taa_ps = 13500,
|
||||
.trcd_ps = 13500,
|
||||
.trp_ps = 13500,
|
||||
.tras_ps = 32000,
|
||||
.trc_ps = 45500,
|
||||
.twr_ps = 15000,
|
||||
.trfc1_ps = 350000,
|
||||
.trfc2_ps = 260000,
|
||||
.trfc4_ps = 160000,
|
||||
.tfaw_ps = 21000,
|
||||
.trrds_ps = 3000,
|
||||
.trrdl_ps = 4900,
|
||||
.tccdl_ps = 5000,
|
||||
.refresh_rate_ps = U(7800000),
|
||||
.dq_mapping[0] = U(0x16),
|
||||
.dq_mapping[1] = U(0x36),
|
||||
.dq_mapping[2] = U(0x16),
|
||||
.dq_mapping[3] = U(0x36),
|
||||
.dq_mapping[4] = U(0x16),
|
||||
.dq_mapping[5] = U(0x36),
|
||||
.dq_mapping[6] = U(0x16),
|
||||
.dq_mapping[7] = U(0x36),
|
||||
.dq_mapping[8] = U(0x16),
|
||||
.dq_mapping[9] = U(0x0),
|
||||
.dq_mapping[10] = U(0x0),
|
||||
.dq_mapping[11] = U(0x0),
|
||||
.dq_mapping[12] = U(0x0),
|
||||
.dq_mapping[13] = U(0x0),
|
||||
.dq_mapping[14] = U(0x0),
|
||||
.dq_mapping[15] = U(0x0),
|
||||
.dq_mapping[16] = U(0x0),
|
||||
.dq_mapping[17] = U(0x0),
|
||||
.dq_mapping_ors = U(0),
|
||||
.rc = U(0x1f),
|
||||
};
|
||||
|
||||
int ddr_get_ddr_params(struct dimm_params *pdimm,
|
||||
struct ddr_conf *conf)
|
||||
{
|
||||
static const char dimm_model[] = "Fixed DDR on board";
|
||||
|
||||
conf->dimm_in_use[0] = 1;
|
||||
memcpy(pdimm, &ddr_raw_timing, sizeof(struct dimm_params));
|
||||
memcpy(pdimm->mpart, dimm_model, sizeof(dimm_model) - 1);
|
||||
|
||||
return 1;
|
||||
}
|
||||
#endif
|
||||
|
||||
int64_t init_ddr(void)
|
||||
{
|
||||
struct ddr_info info;
|
||||
struct sysinfo sys;
|
||||
int64_t dram_size;
|
||||
|
||||
zeromem(&sys, sizeof(sys));
|
||||
get_clocks(&sys);
|
||||
debug("platform clock %lu\n", sys.freq_platform);
|
||||
debug("DDR PLL1 %lu\n", sys.freq_ddr_pll0);
|
||||
|
||||
zeromem(&info, sizeof(struct ddr_info));
|
||||
info.num_ctlrs = 1;
|
||||
info.dimm_on_ctlr = 1;
|
||||
info.clk = get_ddr_freq(&sys, 0);
|
||||
info.ddr[0] = (void *)NXP_DDR_ADDR;
|
||||
|
||||
dram_size = dram_init(&info);
|
||||
|
||||
if (dram_size < 0) {
|
||||
ERROR("DDR init failed.\n");
|
||||
}
|
||||
|
||||
return dram_size;
|
||||
}
|
||||
76
plat/nxp/soc-ls1028a/ls1028ardb/plat_def.h
Normal file
76
plat/nxp/soc-ls1028a/ls1028ardb/plat_def.h
Normal file
|
|
@ -0,0 +1,76 @@
|
|||
/*
|
||||
* Copyright 2018-2021 NXP
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
||||
#ifndef PLAT_DEF_H
|
||||
#define PLAT_DEF_H
|
||||
|
||||
#include <arch.h>
|
||||
#include <cortex_a72.h>
|
||||
/*
|
||||
* Required without TBBR.
|
||||
* To include the defines for DDR PHY
|
||||
* Images.
|
||||
*/
|
||||
#include <tbbr_img_def.h>
|
||||
|
||||
#include <policy.h>
|
||||
#include <soc.h>
|
||||
|
||||
|
||||
#define NXP_SYSCLK_FREQ 100000000
|
||||
#define NXP_DDRCLK_FREQ 100000000
|
||||
|
||||
/* UART related definition */
|
||||
#define NXP_CONSOLE_ADDR NXP_UART_ADDR
|
||||
#define NXP_CONSOLE_BAUDRATE 115200
|
||||
|
||||
#define NXP_SPD_EEPROM0 0x51
|
||||
|
||||
/* Size of cacheable stacks */
|
||||
#if defined(IMAGE_BL2)
|
||||
#if defined(TRUSTED_BOARD_BOOT)
|
||||
#define PLATFORM_STACK_SIZE 0x2000
|
||||
#else
|
||||
#define PLATFORM_STACK_SIZE 0x1000
|
||||
#endif
|
||||
#elif defined(IMAGE_BL31)
|
||||
#define PLATFORM_STACK_SIZE 0x1000
|
||||
#endif
|
||||
|
||||
/* SD block buffer */
|
||||
#define NXP_SD_BLOCK_BUF_SIZE (0xC000)
|
||||
|
||||
#ifdef SD_BOOT
|
||||
#define BL2_LIMIT (NXP_OCRAM_ADDR + NXP_OCRAM_SIZE \
|
||||
- NXP_SD_BLOCK_BUF_SIZE)
|
||||
#else
|
||||
#define BL2_LIMIT (NXP_OCRAM_ADDR + NXP_OCRAM_SIZE)
|
||||
#endif
|
||||
#define BL2_TEXT_LIMIT (BL2_LIMIT)
|
||||
|
||||
/* IO defines as needed by IO driver framework */
|
||||
#define MAX_IO_DEVICES 4
|
||||
#define MAX_IO_BLOCK_DEVICES 1
|
||||
#define MAX_IO_HANDLES 4
|
||||
|
||||
#define BL31_WDOG_SEC 89
|
||||
|
||||
/*
|
||||
* Define properties of Group 1 Secure and Group 0 interrupts as per GICv3
|
||||
* terminology. On a GICv2 system or mode, the lists will be merged and treated
|
||||
* as Group 0 interrupts.
|
||||
*/
|
||||
#define PLAT_LS_G1S_IRQ_PROPS(grp) \
|
||||
INTR_PROP_DESC(BL32_IRQ_SEC_PHY_TIMER, GIC_HIGHEST_SEC_PRIORITY, grp, \
|
||||
GIC_INTR_CFG_EDGE)
|
||||
|
||||
/* SGI 15 and Secure watchdog interrupts assigned to Group 0 */
|
||||
#define PLAT_LS_G0_IRQ_PROPS(grp) \
|
||||
INTR_PROP_DESC(BL31_WDOG_SEC, GIC_HIGHEST_SEC_PRIORITY, grp, \
|
||||
GIC_INTR_CFG_EDGE), \
|
||||
INTR_PROP_DESC(15, GIC_HIGHEST_SEC_PRIORITY, grp, \
|
||||
GIC_INTR_CFG_LEVEL)
|
||||
#endif /* PLAT_DEF_H */
|
||||
28
plat/nxp/soc-ls1028a/ls1028ardb/platform.c
Normal file
28
plat/nxp/soc-ls1028a/ls1028ardb/platform.c
Normal file
|
|
@ -0,0 +1,28 @@
|
|||
/*
|
||||
* Copyright 2020-2021 NXP
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
||||
#include <plat_common.h>
|
||||
|
||||
#pragma weak board_enable_povdd
|
||||
#pragma weak board_disable_povdd
|
||||
|
||||
bool board_enable_povdd(void)
|
||||
{
|
||||
#ifdef CONFIG_POVDD_ENABLE
|
||||
return true;
|
||||
#else
|
||||
return false;
|
||||
#endif
|
||||
}
|
||||
|
||||
bool board_disable_povdd(void)
|
||||
{
|
||||
#ifdef CONFIG_POVDD_ENABLE
|
||||
return true;
|
||||
#else
|
||||
return false;
|
||||
#endif
|
||||
}
|
||||
33
plat/nxp/soc-ls1028a/ls1028ardb/platform.mk
Normal file
33
plat/nxp/soc-ls1028a/ls1028ardb/platform.mk
Normal file
|
|
@ -0,0 +1,33 @@
|
|||
#
|
||||
# Copyright 2020-2021 NXP
|
||||
#
|
||||
# SPDX-License-Identifier: BSD-3-Clause
|
||||
#
|
||||
|
||||
# Board-specific build parameters
|
||||
BOOT_MODE ?= flexspi_nor
|
||||
BOARD := ls1028ardb
|
||||
POVDD_ENABLE := no
|
||||
WARM_BOOT := no
|
||||
|
||||
# DDR build parameters
|
||||
NUM_OF_DDRC := 1
|
||||
CONFIG_DDR_NODIMM := 1
|
||||
DDR_ECC_EN := yes
|
||||
|
||||
# On-board flash
|
||||
FLASH_TYPE := MT35XU02G
|
||||
XSPI_FLASH_SZ := 0x10000000
|
||||
|
||||
BL2_SOURCES += ${BOARD_PATH}/ddr_init.c \
|
||||
${BOARD_PATH}/platform.c
|
||||
|
||||
SUPPORTED_BOOT_MODE := flexspi_nor \
|
||||
sd \
|
||||
emmc
|
||||
|
||||
# Add platform board build info
|
||||
include plat/nxp/common/plat_make_helper/plat_common_def.mk
|
||||
|
||||
# Add SoC build info
|
||||
include plat/nxp/soc-ls1028a/soc.mk
|
||||
13
plat/nxp/soc-ls1028a/ls1028ardb/platform_def.h
Normal file
13
plat/nxp/soc-ls1028a/ls1028ardb/platform_def.h
Normal file
|
|
@ -0,0 +1,13 @@
|
|||
/*
|
||||
* Copyright 2021 NXP
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
||||
#ifndef PLATFORM_DEF_H
|
||||
#define PLATFORM_DEF_H
|
||||
|
||||
#include <plat_def.h>
|
||||
#include <plat_default_def.h>
|
||||
|
||||
#endif /* PLATFORM_DEF_H */
|
||||
16
plat/nxp/soc-ls1028a/ls1028ardb/policy.h
Normal file
16
plat/nxp/soc-ls1028a/ls1028ardb/policy.h
Normal file
|
|
@ -0,0 +1,16 @@
|
|||
/*
|
||||
* Copyright 2020-2021 NXP
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
||||
#ifndef POLICY_H
|
||||
#define POLICY_H
|
||||
|
||||
/*
|
||||
* Set this to 0x0 to leave the default SMMU page size in sACR
|
||||
* Set this to 0x1 to change the SMMU page size to 64K
|
||||
*/
|
||||
#define POLICY_SMMU_PAGESZ_64K 0x1
|
||||
|
||||
#endif /* POLICY_H */
|
||||
Loading…
Add table
Reference in a new issue