Djam/arm-trusted-firmware
1
0
Fork 0
mirror of https://github.com/ARM-software/arm-trusted-firmware.git synced 2025-04-27 23:35:10 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

feat(imx8m): add imx csu_sa enum type defines for imx8m

Browse source 
This ports the missing enum defines for the central security unit found
in NXPs i.MX8M socs. The defines itself where imported from NXP's
downstream version of the trusted-firmware-a version 2.8[1].

[1]: https://github.com/nxp-imx/imx-atf/commit/0c52279fc4

Change-Id: Iad0c5d3733e9d29ead86334ba4bc5ce915018142
Signed-off-by: Ji Luo <ji.luo@nxp.com>
Signed-off-by: Stefan Kerkmann <s.kerkmann@pengutronix.de>
This commit is contained in:
Stefan Kerkmann 2024-02-28 16:36:42 +01:00
parent c13016bac6
commit 2ac4909a5e
3 changed files with 76 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

22
plat/imx/imx8m/imx8mm/include/imx_sec_def.h
View file

@ -213,4 +213,26 @@ enum csu_csl_idx {
CSU_CSL_CAAM = 114,
};
enum csu_sa_idx {
CSU_SA_M4 = 1,
CSU_SA_SDMA1 = 2,
CSU_SA_PCIE_CTRL1 = 3,
CSU_SA_USB1 = 4,
CSU_SA_USB2 = 5,
CSU_SA_VPU = 6,
CSU_SA_GPU = 7,
CSU_SA_APBHDMA = 8,
CSU_SA_ENET = 9,
CSU_SA_USDHC1 = 10,
CSU_SA_USDHC2 = 11,
CSU_SA_USDHC3 = 12,
CSU_SA_HUGO = 13,
CSU_SA_DAP = 14,
CSU_SA_SDMA2 = 15,
CSU_SA_CAAM = 16,
CSU_SA_SDMA3 = 17,
CSU_SA_LCDIF = 18,
CSU_SA_CSI = 19,
};
#endif /* IMX_SEC_DEF_H */

19
plat/imx/imx8m/imx8mn/include/imx_sec_def.h
View file

@ -207,4 +207,23 @@ enum csu_csl_idx {
CSU_CSL_OCRAM_S = 119,
};
enum csu_sa_idx {
CSU_SA_M7 = 1,
CSU_SA_SDMA1 = 2,
CSU_SA_USB1 = 4,
CSU_SA_GPU = 7,
CSU_SA_APBHDMA = 8,
CSU_SA_ENET1 = 9,
CSU_SA_USDHC1 = 10,
CSU_SA_USDHC2 = 11,
CSU_SA_USDHC3 = 12,
CSU_SA_HUGO = 13,
CSU_SA_DAP = 14,
CSU_SA_SDMA2 = 15,
CSU_SA_CAAM = 16,
CSU_SA_SDMA3 = 17,
CSU_SA_LCDIF = 18,
CSU_SA_ISI = 19,
};
#endif /* IMX_SEC_DEF_H */

35
plat/imx/imx8m/imx8mp/include/imx_sec_def.h
View file

@ -269,6 +269,41 @@ enum csu_csl_idx {
CSU_CSL_OCRAM_A = 113,
CSU_CSL_OCRAM = 118,
CSU_CSL_OCRAM_S = 119,
CSU_CSL_VPU = 120,
};
enum csu_sa_idx {
CSU_SA_M7 = 1,
CSU_SA_SDMA1 = 2,
CSU_SA_PCIE_CTRL1 = 3,
CSU_SA_USB1 = 4,
CSU_SA_USB2 = 6,
CSU_SA_APB_HDMA = 8,
CSU_SA_ENET1 = 9,
CSU_SA_USDHC1 = 10,
CSU_SA_USDHC2 = 11,
CSU_SA_USDHC3 = 12,
CSU_SA_HUGO = 13,
CSU_SA_DAP = 14,
CSU_SA_SDMA2 = 15,
CSU_SA_CAAM = 16,
CSU_SA_SDMA3 = 17,
CSU_SA_LCDIF1 = 18,
CSU_SA_ISI = 19,
CSU_SA_NPU = 20,
CSU_SA_LCDIF2 = 21,
CSU_SA_HDMI_TX = 22,
CSU_SA_ENET2 = 23,
CSU_SA_GPU3D = 24,
CSU_SA_GPU2D = 25,
CSU_SA_VPU_G1 = 26,
CSU_SA_VPU_G2 = 27,
CSU_SA_VPU_VC8000E = 28,
CSU_SA_AUDIO_EDMA = 29,
CSU_SA_ISP1 = 30,
CSU_SA_ISP2 = 31,
CSU_SA_DEWARP = 32,
CSU_SA_GIC500 = 33,
};
#endif /* IMX_SEC_DEF_H */