refactor(stm32mp1): add helpers for IO compensation cells

Add enable_io_comp_cell and disable_io_comp_cell local helpers
to enable or disable an IO compensation cell.

Change-Id: I65295298a7ece572ae939e2db93d10b188de0f9e
Signed-off-by: Yann Gautier <yann.gautier@st.com>
This commit is contained in:
Yann Gautier 2020-12-16 10:17:35 +01:00
parent c7a66e720a
commit 1f4513cb79
3 changed files with 57 additions and 36 deletions

View file

@ -1,5 +1,5 @@
/* /*
* Copyright (c) 2015-2021, ARM Limited and Contributors. All rights reserved. * Copyright (c) 2015-2022, ARM Limited and Contributors. All rights reserved.
* *
* SPDX-License-Identifier: BSD-3-Clause * SPDX-License-Identifier: BSD-3-Clause
*/ */
@ -308,6 +308,8 @@ skip_console_init:
print_reset_reason(); print_reset_reason();
stm32mp1_syscfg_enable_io_compensation_finish();
#if !STM32MP_USE_STM32IMAGE #if !STM32MP_USE_STM32IMAGE
fconf_populate("TB_FW", STM32MP_DTB_BASE); fconf_populate("TB_FW", STM32MP_DTB_BASE);
#endif /* !STM32MP_USE_STM32IMAGE */ #endif /* !STM32MP_USE_STM32IMAGE */

View file

@ -1,5 +1,5 @@
/* /*
* Copyright (c) 2015-2021, ARM Limited and Contributors. All rights reserved. * Copyright (c) 2015-2022, ARM Limited and Contributors. All rights reserved.
* *
* SPDX-License-Identifier: BSD-3-Clause * SPDX-License-Identifier: BSD-3-Clause
*/ */
@ -18,7 +18,8 @@ void stm32mp1_gic_pcpu_init(void);
void stm32mp1_gic_init(void); void stm32mp1_gic_init(void);
void stm32mp1_syscfg_init(void); void stm32mp1_syscfg_init(void);
void stm32mp1_syscfg_enable_io_compensation(void); void stm32mp1_syscfg_enable_io_compensation_start(void);
void stm32mp1_syscfg_enable_io_compensation_finish(void);
void stm32mp1_syscfg_disable_io_compensation(void); void stm32mp1_syscfg_disable_io_compensation(void);
void stm32mp1_deconfigure_uart_pins(void); void stm32mp1_deconfigure_uart_pins(void);

View file

@ -25,6 +25,9 @@
#define SYSCFG_CMPENSETR 0x24U #define SYSCFG_CMPENSETR 0x24U
#define SYSCFG_CMPENCLRR 0x28U #define SYSCFG_CMPENCLRR 0x28U
#define CMPCR_CMPENSETR_OFFSET 0x4U
#define CMPCR_CMPENCLRR_OFFSET 0x8U
/* /*
* SYSCFG_BOOTR Register * SYSCFG_BOOTR Register
*/ */
@ -62,6 +65,45 @@
*/ */
#define SYSCFG_CMPENSETR_MPU_EN BIT(0) #define SYSCFG_CMPENSETR_MPU_EN BIT(0)
static void enable_io_comp_cell_finish(uintptr_t cmpcr_off)
{
uint64_t start;
start = timeout_init_us(SYSCFG_CMPCR_READY_TIMEOUT_US);
while ((mmio_read_32(SYSCFG_BASE + cmpcr_off) & SYSCFG_CMPCR_READY) == 0U) {
if (timeout_elapsed(start)) {
/* Failure on IO compensation enable is not a issue: warn only. */
WARN("IO compensation cell not ready\n");
break;
}
}
mmio_clrbits_32(SYSCFG_BASE + cmpcr_off, SYSCFG_CMPCR_SW_CTRL);
}
static void disable_io_comp_cell(uintptr_t cmpcr_off)
{
uint32_t value;
if (((mmio_read_32(SYSCFG_BASE + cmpcr_off) & SYSCFG_CMPCR_READY) == 0U) ||
((mmio_read_32(SYSCFG_BASE + cmpcr_off + CMPCR_CMPENSETR_OFFSET) &
SYSCFG_CMPENSETR_MPU_EN) == 0U)) {
return;
}
value = mmio_read_32(SYSCFG_BASE + cmpcr_off) >> SYSCFG_CMPCR_ANSRC_SHIFT;
mmio_clrbits_32(SYSCFG_BASE + cmpcr_off, SYSCFG_CMPCR_RANSRC | SYSCFG_CMPCR_RAPSRC);
value <<= SYSCFG_CMPCR_RANSRC_SHIFT;
value |= mmio_read_32(SYSCFG_BASE + cmpcr_off);
mmio_write_32(SYSCFG_BASE + cmpcr_off, value | SYSCFG_CMPCR_SW_CTRL);
mmio_setbits_32(SYSCFG_BASE + cmpcr_off + CMPCR_CMPENCLRR_OFFSET, SYSCFG_CMPENSETR_MPU_EN);
}
void stm32mp1_syscfg_init(void) void stm32mp1_syscfg_init(void)
{ {
uint32_t bootr; uint32_t bootr;
@ -127,13 +169,11 @@ void stm32mp1_syscfg_init(void)
} }
} }
stm32mp1_syscfg_enable_io_compensation(); stm32mp1_syscfg_enable_io_compensation_start();
} }
void stm32mp1_syscfg_enable_io_compensation(void) void stm32mp1_syscfg_enable_io_compensation_start(void)
{ {
uint64_t start;
/* /*
* Activate automatic I/O compensation. * Activate automatic I/O compensation.
* Warning: need to ensure CSI enabled and ready in clock driver. * Warning: need to ensure CSI enabled and ready in clock driver.
@ -141,29 +181,18 @@ void stm32mp1_syscfg_enable_io_compensation(void)
*/ */
clk_enable(SYSCFG); clk_enable(SYSCFG);
mmio_setbits_32(SYSCFG_BASE + SYSCFG_CMPENSETR, mmio_setbits_32(SYSCFG_BASE + CMPCR_CMPENSETR_OFFSET + SYSCFG_CMPCR,
SYSCFG_CMPENSETR_MPU_EN); SYSCFG_CMPENSETR_MPU_EN);
}
start = timeout_init_us(SYSCFG_CMPCR_READY_TIMEOUT_US); void stm32mp1_syscfg_enable_io_compensation_finish(void)
{
while ((mmio_read_32(SYSCFG_BASE + SYSCFG_CMPCR) & enable_io_comp_cell_finish(SYSCFG_CMPCR);
SYSCFG_CMPCR_READY) == 0U) {
if (timeout_elapsed(start)) {
/*
* Failure on IO compensation enable is not a issue:
* warn only.
*/
WARN("IO compensation cell not ready\n");
break;
}
}
mmio_clrbits_32(SYSCFG_BASE + SYSCFG_CMPCR, SYSCFG_CMPCR_SW_CTRL);
} }
void stm32mp1_syscfg_disable_io_compensation(void) void stm32mp1_syscfg_disable_io_compensation(void)
{ {
uint32_t value; clk_enable(SYSCFG);
/* /*
* Deactivate automatic I/O compensation. * Deactivate automatic I/O compensation.
@ -171,18 +200,7 @@ void stm32mp1_syscfg_disable_io_compensation(void)
* requested for other usages and always OFF in STANDBY. * requested for other usages and always OFF in STANDBY.
* Disable non-secure SYSCFG clock, we assume non-secure is suspended. * Disable non-secure SYSCFG clock, we assume non-secure is suspended.
*/ */
value = mmio_read_32(SYSCFG_BASE + SYSCFG_CMPCR) >> disable_io_comp_cell(SYSCFG_CMPCR);
SYSCFG_CMPCR_ANSRC_SHIFT;
mmio_clrbits_32(SYSCFG_BASE + SYSCFG_CMPCR,
SYSCFG_CMPCR_RANSRC | SYSCFG_CMPCR_RAPSRC);
value = mmio_read_32(SYSCFG_BASE + SYSCFG_CMPCR) |
(value << SYSCFG_CMPCR_RANSRC_SHIFT);
mmio_write_32(SYSCFG_BASE + SYSCFG_CMPCR, value | SYSCFG_CMPCR_SW_CTRL);
mmio_setbits_32(SYSCFG_BASE + SYSCFG_CMPENCLRR, SYSCFG_CMPENSETR_MPU_EN);
clk_disable(SYSCFG); clk_disable(SYSCFG);
} }