mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-04-08 05:43:53 +00:00
docs(n1sdp): update PSCI instrumentation data
Update for v2.12 release based on v2.12-rc0 Change-Id: Id9182f65518c0b41d478d3f24edc3befbd9d2cf6 Signed-off-by: Zachary Leaf <zachary.leaf@arm.com>
This commit is contained in:
Zachary Leaf
parent
3109367c34
commit
012cc2cb61
1 changed files with 85 additions and 90 deletions
|
|
@ -6,8 +6,8 @@ contains an SoC consisting of two dual-core Arm N1 clusters.
|
|||
|
||||
The following source trees and binaries were used:
|
||||
|
||||
- `TF-A v2.11-rc0`_
|
||||
- `TFTF v2.11-rc0`_
|
||||
- `TF-A v2.12-rc0`_
|
||||
- `TFTF v2.12-rc0`_
|
||||
- SCP/MCP `Prebuilt Images`_
|
||||
|
||||
Please see the Runtime Instrumentation :ref:`Testing Methodology
|
||||
|
|
@ -92,6 +92,20 @@ Results
|
|||
``CPU_SUSPEND`` to deepest power level
|
||||
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
|
||||
|
||||
.. table:: ``CPU_SUSPEND`` latencies (µs) to deepest power level in parallel (v2.12)
|
||||
|
||||
+---------+------+----------------+--------+----------------+
|
||||
| Cluster | Core | Powerdown | Wakeup | Cache Flush |
|
||||
+---------+------+----------------+--------+----------------+
|
||||
| 0 | 0 | 2.58 | 24.14 | 0.28 (-69.57%) |
|
||||
+---------+------+----------------+--------+----------------+
|
||||
| 0 | 0 | 4.24 (-32.27%) | 40.1 | 0.3 |
|
||||
+---------+------+----------------+--------+----------------+
|
||||
| 1 | 0 | 3.58 | 35.54 | 0.28 |
|
||||
+---------+------+----------------+--------+----------------+
|
||||
| 1 | 0 | 3.28 | 42.36 | 0.3 |
|
||||
+---------+------+----------------+--------+----------------+
|
||||
|
||||
.. table:: ``CPU_SUSPEND`` latencies (µs) to deepest power level in parallel (v2.11)
|
||||
|
||||
+---------+------+----------------+--------+----------------+
|
||||
|
|
@ -106,20 +120,19 @@ Results
|
|||
| 1 | 0 | 3.7 (+40.15%) | 38.1 | 0.28 |
|
||||
+---------+------+----------------+--------+----------------+
|
||||
|
||||
.. table:: ``CPU_SUSPEND`` latencies (µs) to deepest power level in
|
||||
parallel (v2.10)
|
||||
.. table:: ``CPU_SUSPEND`` latencies (µs) to deepest power level in serial (v2.12)
|
||||
|
||||
+---------+------+----------------+------------------+-----------------+
|
||||
| Cluster | Core | Powerdown | Wakeup | Cache Flush |
|
||||
+---------+------+----------------+------------------+-----------------+
|
||||
| 0 | 0 | 2.12 | 23.94 (+137.50%) | 0.42 (-47.50%) |
|
||||
+---------+------+----------------+------------------+-----------------+
|
||||
| 0 | 0 | 3.52 | 42.08 (+164.32%) | 0.26 (+62.50%) |
|
||||
+---------+------+----------------+------------------+-----------------+
|
||||
| 1 | 0 | 2.76 (-25.00%) | 38.3 (+195.52%) | 0.26 (+62.50%) |
|
||||
+---------+------+----------------+------------------+-----------------+
|
||||
| 1 | 0 | 2.64 | 44.56 (+139.83%) | 0.36 (+100.00%) |
|
||||
+---------+------+----------------+------------------+-----------------+
|
||||
+---------+------+-----------+--------+-------------+
|
||||
| Cluster | Core | Powerdown | Wakeup | Cache Flush |
|
||||
+---------+------+-----------+--------+-------------+
|
||||
| 0 | 0 | 1.9 | 23.8 | 0.36 |
|
||||
+---------+------+-----------+--------+-------------+
|
||||
| 0 | 0 | 2.26 | 23.86 | 0.34 |
|
||||
+---------+------+-----------+--------+-------------+
|
||||
| 1 | 0 | 2.02 | 23.4 | 0.36 |
|
||||
+---------+------+-----------+--------+-------------+
|
||||
| 1 | 0 | 2.24 | 23.84 | 0.36 |
|
||||
+---------+------+-----------+--------+-------------+
|
||||
|
||||
.. table:: ``CPU_SUSPEND`` latencies (µs) to deepest power level in serial (v2.11)
|
||||
|
||||
|
|
@ -135,24 +148,23 @@ Results
|
|||
| 1 | 0 | 2.24 | 22.66 | 0.3 |
|
||||
+---------+------+-----------+--------+-------------+
|
||||
|
||||
.. table:: ``CPU_SUSPEND`` latencies (µs) to deepest power level in
|
||||
serial (v2.10)
|
||||
|
||||
+---------+------+-----------+------------------+----------------+
|
||||
| Cluster | Core | Powerdown | Wakeup | Cache Flush |
|
||||
+---------+------+-----------+------------------+----------------+
|
||||
| 0 | 0 | 1.74 | 23.7 (+138.91%) | 0.3 |
|
||||
+---------+------+-----------+------------------+----------------+
|
||||
| 0 | 0 | 2.08 | 23.96 (+128.63%) | 0.26 (-27.78%) |
|
||||
+---------+------+-----------+------------------+----------------+
|
||||
| 1 | 0 | 1.9 | 23.62 (+143.00%) | 0.28 (+75.00%) |
|
||||
+---------+------+-----------+------------------+----------------+
|
||||
| 1 | 0 | 2.06 | 23.92 (+129.12%) | 0.26 (+62.50%) |
|
||||
+---------+------+-----------+------------------+----------------+
|
||||
|
||||
``CPU_SUSPEND`` to power level 0
|
||||
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
|
||||
|
||||
.. table:: ``CPU_SUSPEND`` latencies (µs) to power level 0 in parallel (v2.12)
|
||||
|
||||
+---------+------+-----------+--------+----------------+
|
||||
| Cluster | Core | Powerdown | Wakeup | Cache Flush |
|
||||
+---------+------+-----------+--------+----------------+
|
||||
| 0 | 0 | 1.46 | 31.7 | 0.32 |
|
||||
+---------+------+-----------+--------+----------------+
|
||||
| 0 | 0 | 2.06 | 35.5 | 0.48 (+60.00%) |
|
||||
+---------+------+-----------+--------+----------------+
|
||||
| 1 | 0 | 1.96 | 35.7 | 0.32 |
|
||||
+---------+------+-----------+--------+----------------+
|
||||
| 1 | 0 | 2.08 | 23.38 | 0.28 |
|
||||
+---------+------+-----------+--------+----------------+
|
||||
|
||||
.. table:: ``CPU_SUSPEND`` latencies (µs) to power level 0 in parallel (v2.11)
|
||||
|
||||
+---------+------+----------------+--------+-------------+
|
||||
|
|
@ -167,20 +179,19 @@ Results
|
|||
| 1 | 0 | 2.14 | 21.92 | 0.28 |
|
||||
+---------+------+----------------+--------+-------------+
|
||||
|
||||
.. table:: ``CPU_SUSPEND`` latencies (µs) to power level 0 in
|
||||
parallel (v2.10)
|
||||
.. table:: ``CPU_SUSPEND`` latencies (µs) to power level 0 in serial (v2.12)
|
||||
|
||||
+---------+------+---------------+------------------+----------------+
|
||||
| Cluster | Core | Powerdown | Wakeup | Cache Flush |
|
||||
+---------+------+---------------+------------------+----------------+
|
||||
| 0 | 0 | 1.5 (+70.45%) | 35.02 (+184.25%) | 0.24 |
|
||||
+---------+------+---------------+------------------+----------------+
|
||||
| 0 | 0 | 1.92 | 38.12 (+160.74%) | 0.28 |
|
||||
+---------+------+---------------+------------------+----------------+
|
||||
| 1 | 0 | 1.88 | 38.1 (+169.45%) | 0.26 (+62.50%) |
|
||||
+---------+------+---------------+------------------+----------------+
|
||||
| 1 | 0 | 2.04 | 23.1 (+144.70%) | 0.24 |
|
||||
+---------+------+---------------+------------------+----------------+
|
||||
+---------+------+-----------+--------+----------------+
|
||||
| Cluster | Core | Powerdown | Wakeup | Cache Flush |
|
||||
+---------+------+-----------+--------+----------------+
|
||||
| 0 | 0 | 1.66 | 23.22 | 0.36 |
|
||||
+---------+------+-----------+--------+----------------+
|
||||
| 0 | 0 | 2.58 | 23.72 | 0.78 (+85.71%) |
|
||||
+---------+------+-----------+--------+----------------+
|
||||
| 1 | 0 | 2.02 | 23.84 | 0.38 |
|
||||
+---------+------+-----------+--------+----------------+
|
||||
| 1 | 0 | 2.16 | 23.92 | 0.34 |
|
||||
+---------+------+-----------+--------+----------------+
|
||||
|
||||
.. table:: ``CPU_SUSPEND`` latencies (µs) to power level 0 in serial (v2.11)
|
||||
|
||||
|
|
@ -196,26 +207,26 @@ Results
|
|||
| 1 | 0 | 2.18 | 22.3 | 0.34 |
|
||||
+---------+------+-----------+--------+-------------+
|
||||
|
||||
.. table:: ``CPU_SUSPEND`` latencies (µs) to power level 0 in serial (v2.10)
|
||||
|
||||
+---------+------+-----------+------------------+-----------------+
|
||||
| Cluster | Core | Powerdown | Wakeup | Cache Flush |
|
||||
+---------+------+-----------+------------------+-----------------+
|
||||
| 0 | 0 | 1.52 | 23.08 (+145.53%) | 0.3 |
|
||||
+---------+------+-----------+------------------+-----------------+
|
||||
| 0 | 0 | 1.98 | 23.68 (+141.63%) | 0.28 (+55.56%) |
|
||||
+---------+------+-----------+------------------+-----------------+
|
||||
| 1 | 0 | 1.84 | 23.86 (+148.54%) | 0.28 (+100.00%) |
|
||||
+---------+------+-----------+------------------+-----------------+
|
||||
| 1 | 0 | 1.98 | 23.68 (+142.13%) | 0.28 (+55.56%) |
|
||||
+---------+------+-----------+------------------+-----------------+
|
||||
|
||||
``CPU_OFF`` on all non-lead CPUs
|
||||
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
|
||||
|
||||
``CPU_OFF`` on all non-lead CPUs in sequence then, ``CPU_SUSPEND`` on the lead
|
||||
core to the deepest power level.
|
||||
|
||||
.. table:: ``CPU_OFF`` latencies (µs) on all non-lead CPUs (v2.12)
|
||||
|
||||
+---------+------+-----------+--------+----------------+
|
||||
| Cluster | Core | Powerdown | Wakeup | Cache Flush |
|
||||
+---------+------+-----------+--------+----------------+
|
||||
| 0 | 0 | 1.84 | 23.82 | 0.36 |
|
||||
+---------+------+-----------+--------+----------------+
|
||||
| 0 | 0 | 14.18 | 31.78 | 0.56 (+86.67%) |
|
||||
+---------+------+-----------+--------+----------------+
|
||||
| 1 | 0 | 13.64 | 30.54 | 0.36 |
|
||||
+---------+------+-----------+--------+----------------+
|
||||
| 1 | 0 | 14.18 | 31.82 | 0.68 |
|
||||
+---------+------+-----------+--------+----------------+
|
||||
|
||||
.. table:: ``CPU_OFF`` latencies (µs) on all non-lead CPUs (v2.11)
|
||||
|
||||
+---------+------+-----------+--------+----------------+
|
||||
|
|
@ -230,23 +241,23 @@ core to the deepest power level.
|
|||
| 1 | 0 | 13.84 | 30.06 | 0.28 (-60.00%) |
|
||||
+---------+------+-----------+--------+----------------+
|
||||
|
||||
.. table:: ``CPU_OFF`` latencies (µs) on all non-lead CPUs (v2.10)
|
||||
|
||||
+---------+------+-----------+------------------+----------------+
|
||||
| Cluster | Core | Powerdown | Wakeup | Cache Flush |
|
||||
+---------+------+-----------+------------------+----------------+
|
||||
| 0 | 0 | 1.78 | 23.7 (+138.43%) | 0.3 |
|
||||
+---------+------+-----------+------------------+----------------+
|
||||
| 0 | 0 | 13.96 | 31.16 (+137.86%) | 0.34 (-32.00%) |
|
||||
+---------+------+-----------+------------------+----------------+
|
||||
| 1 | 0 | 13.54 | 30.24 (+144.66%) | 0.26 (-38.10%) |
|
||||
+---------+------+-----------+------------------+----------------+
|
||||
| 1 | 0 | 14.46 | 31.12 (+134.69%) | 0.7 (+34.62%) |
|
||||
+---------+------+-----------+------------------+----------------+
|
||||
|
||||
``CPU_VERSION`` in parallel
|
||||
~~~~~~~~~~~~~~~~~~~~~~~~~~~
|
||||
|
||||
.. table:: ``CPU_VERSION`` latency (µs) in parallel on all cores (v2.12)
|
||||
|
||||
+----------+------+-------------------+
|
||||
| Cluster | Core | Latency |
|
||||
+----------+------+-------------------+
|
||||
| 0 | 0 | 0.14 |
|
||||
+----------+------+-------------------+
|
||||
| 0 | 0 | 0.2 (-28.57%) |
|
||||
+----------+------+-------------------+
|
||||
| 1 | 0 | 0.2 |
|
||||
+----------+------+-------------------+
|
||||
| 1 | 0 | 0.26 |
|
||||
+----------+------+-------------------+
|
||||
|
||||
.. table:: ``CPU_VERSION`` latency (µs) in parallel on all cores (v2.11)
|
||||
|
||||
+-------------+--------+--------------+
|
||||
|
|
@ -261,28 +272,12 @@ core to the deepest power level.
|
|||
| 1 | 0 | 0.26 |
|
||||
+-------------+--------+--------------+
|
||||
|
||||
.. table:: ``CPU_VERSION`` latency (µs) in parallel on all cores (v2.10)
|
||||
|
||||
+----------------------------------------------+
|
||||
| test_rt_instr_psci_version_parallel (latest) |
|
||||
+-------------+--------+-----------------------+
|
||||
| Cluster | Core | Latency |
|
||||
+-------------+--------+-----------------------+
|
||||
| 0 | 0 | 0.14 (+75.00%) |
|
||||
+-------------+--------+-----------------------+
|
||||
| 0 | 0 | 0.22 |
|
||||
+-------------+--------+-----------------------+
|
||||
| 1 | 0 | 0.2 |
|
||||
+-------------+--------+-----------------------+
|
||||
| 1 | 0 | 0.26 |
|
||||
+-------------+--------+-----------------------+
|
||||
|
||||
--------------
|
||||
|
||||
*Copyright (c) 2023-2024, Arm Limited. All rights reserved.*
|
||||
|
||||
.. _TF-A v2.11-rc0: https://review.trustedfirmware.org/plugins/gitiles/TF-A/trusted-firmware-a/+/refs/tags/v2.11-rc0
|
||||
.. _TFTF v2.11-rc0: https://review.trustedfirmware.org/plugins/gitiles/TF-A/tf-a-tests/+/refs/tags/v2.11-rc0
|
||||
.. _TF-A v2.12-rc0: https://review.trustedfirmware.org/plugins/gitiles/TF-A/trusted-firmware-a/+/refs/tags/v2.12-rc0
|
||||
.. _TFTF v2.12-rc0: https://review.trustedfirmware.org/plugins/gitiles/TF-A/tf-a-tests/+/refs/tags/v2.12-rc0
|
||||
.. _user guide: https://gitlab.arm.com/arm-reference-solutions/arm-reference-solutions-docs/-/blob/master/docs/n1sdp/user-guide.rst
|
||||
.. _Prebuilt Images: https://downloads.trustedfirmware.org/tf-a/css_scp_2.11.0/n1sdp/release/
|
||||
.. _Prebuilt Images: https://downloads.trustedfirmware.org/tf-a/css_scp_2.12.0/n1sdp/release/
|
||||
.. _N1SDP: https://developer.arm.com/documentation/101489/latest
|
||||
|
|
|
|||
Loading…
Add table
Reference in a new issue